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1.0 INTRODUCTION
This report is organized in four sections: Introduction, Technology Projection,
Conclusion, and an Appendix. The introduction defines the task purpose and approach.
The technology projection provides detailed information on technological capabilities which
are relevant to AIPS/ALS. The next section summarizes the results of this effort.
Appendix A provides a rationale and justification for technology projections by quoting
appropriate research and development activity and market projections and also provides an
extensive bibliography. The impact of the advanced technology on the AIPS building
blocks in terms of performance, reliability and physical characteristics is an integral part of
the architecture synthesis task and is discussed in the AIPS for ALS Architecture Synthesis
report [Ref. 1].
1.1 Purpose
The major goals of this effort are as follows: examine technology insertion options
to optimize AIPS performance in the Advanced Launch System (ALS) environment,
examine the AIPS concepts to ensure that valuable new technologies are not excluded from
the AIPS/ALS implementations, examine advanced microprocessors applicable to
AIPS/ALS, examine radiation hardening technologies applicable to AIPS/ALS, reach
conclusions on AIPS hardware building blocks implementation technologies, and reach
conclusions on appropriate architectural improvements. The hardware building blocks are
the Fault Tolerant Processors, the Input/Output and InterComputer Network s and interfaces
between the processors and the networks, viz., Input/Output Sequencers (IOS) and the
InterComputer Interface Sequencers (ICIS).
In order to examine technology insertion options to optimize AIPS performance in
the Advanced Launch System (ALS) environment an informal minimization problem is
created: Minimize AIPS/ALS Technology Insertion Option Cost subject to the following
constraints: insertion options are feasible implementations of the AIPS/ALS architecture
and the options include the main relevant new technologies.
We want to examine the AIPS concepts to ensure that valuable new technologies are
not excluded from AIPS/ALS implementations by first identifying the technologies which
will benefit computer systems that are similar to AIPS except that they do not have AIPS
advanced fault tolerance features. Once this is accomplished the architecture synthesis can
attempt to insert these technologies into AIPS/ALS.
Advanced microprocessors will be examined in order to select one for use in the
AIPS/ALS. The determination of most appropriate will include consideration of
throughput, reliability, and cost.
Radiation hardeningtechnologiesapplicablein the AIPS/ALS are thosewhich
reducetheoccurrenceof radiationrelatedproblemswithin AIPS/ALSduringits mission.
Reachingconclusionson buildingblockimplementationtechnologieswill bedone
during the AIPS/ALS architecture synthesis as part of the technology insertion
optimization. The technologyprojection will identify the approximate,cost effective,
capabilitieswhich a computerdesignshouldhaveat theAIPS/ALS preliminary design
review. Then the architecturesynthesiswill explorethe implicationsof achievingthese
capabilitiesin AIPS/ALS andidentify the implicationsfor FTP,IOS,ICIS, andNetwork
Nodetechnologyinsertions.
AIPS architectural improvementswill be consideredduring the architecture
synthesis phase.Changeswill be consideredas required to make a cost effective
implementationthatusesthetechnologiesrecommendedin thetechnologyprojection.
Figure 1showsthepurposeof the taskreportedherein thecontextof theoverall
AIPS for ALS designmethodology.
This taskgeneratesatechnologyprojectionin orderto predictwhat "stateof theart"
and "implementationrefining" technologieswill beavailable.The predictionis usedto
improvethecandidatearchitecturesin orderto maketheultimateimplementationmorecost
effective.Thetechnologyprojectionaccomplishesits purposeby fulfilling thefollowing
subsidiarypurposes: surveytoestablishwhatis availablenowandprojectto identify state
of theart technologyatthetechnologyfreezedate.Thefreezedateusedfor thisstudyis the
ALS preliminarydesignreviewin mid-1992.Whereappropriate,technologiesusablein an
implementationrefinementslightly laterthan1992will beconsidered.
The technologyprojectionsfrom this task will be usedwith the AIPS building
blockknowledgebase,architectureknowledgebase,AIPS/ALSavionicsrequirements,and
performability analysisto guide the synthesisof candidateavionics architectures.The
building block knowledgebaseprovidesinformation about the existing AIPS building
blocks. The architectureknowledgebaseprovides architectural constraints and fault
tolerancetheory.TheAIPS/ALS avionicsrequirementsareusedto configurethebuilding
blocks specifically for ALS. Theperformability analysisis usedto model thecandidate
architecturesand comParethe expectedperformanceand reliability with the ALS
requirements.
1.2. Approach
There are three general choices for technology insertion, as depicted in Figure 2,
which are kept in mind during the technology projection and architecture synthesis in order
to produce a more cost effective insertion. The three approaches for implementing
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Figure 1. Technology Projection in Context of AIPS/ALS
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Figure 2. Different Insertion Options for Lowering Cost
cost effective systems are to: increase density, increase performance, and increase
reliability. The recommended options are described in the architecture synthesis report.
The technology projection begins with the intuitive selection of five technology
areas that are likely to be important for AIPS/ALS. The five areas are VLSI circuits,
microprocessors, multi-chip module packaging, optical interconnections, and radiation
hardening against transient effects. Each area is broken down more finely during the
literature survey. After the technology survey, projections that enable architecture
synthesis will be made.
In order to minimize the effects of bias and gain better survey coverage, an
information space concept has been created to guide the technology survey. The space is
displayed graphically in Figure 3. The concept has three dimensions: sources, technology
areas, and time. The sources are government, industry, and academia. The technology
areas are VLSI, microprocessors, multi-chip modules, optical interconnection, and
radiation hardening against transient effects. The time periods are now and near the
technology freeze date.
2.0 TECHNOLOGY SURVEY AND PROJECTIONS
The technology projection provides information on new technology capabilities
which are relevant to AIPS/ALS. The technology projection is accomplished by sampling
the information space and interpolating or extrapolating where necessary. Technology
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survey can be categorized by sources, technology, and time period. The sources are
industry, government, and academia. The technologies are very large scale integrated
circuits (VLSI), microprocessors, multi-chip modules (MCM), optical interconnections,
and radiation hardening against transient upsets. The time periods are now and the
technology freeze date. The freeze date and the AIPS/ALS preliminary design review date
are in 1992. The projections for each of the five technology areas are provided in the next
five subsections. The detailed sources of the survey and the rationale and justification for
projections are given in the appendix.
90 Technol_
._ Freeze Date
VLSI Circuits
Microprocessors
Multi-chip Modules
Optical
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Figure 3. Literature Survey Information Space
2.1 VLSI Technology
VLSI technology contains much of the new capability that is relevant to the
AIPS/ALS technology insertion. In 1992, there will be a greater variety of semiconductor
device families. There are four logic technologies which are and will remain a force in the
1989-1993 marketplace as shown in Figure 4. These are Complementary Metal Oxide
Semiconductor (CMOS) logic, Emitter Coupled Logic (ECL), Gallium Arsenide
Enhancement / Depletion Mode Field Effect Transistor (E/D MESFET) logic, and Bipolar-
CMOS (BiCMOS) logic. Other less mature families exist. One of these, Heterojunction
Bipolar Transistors (HBT), may become a force in the 1992 market place.
I GaAs 1
, I ,
_D MEFETsFEIIE_B_i_all BHPBTar
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, I ,
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Figure 4. Relevant 1992 VLSI Circuit Logic Families
The development of these families will occur as part of three trends. The first trend
is toward systems with higher clock rates. The second is toward systems with higher
functional density. The third is toward achieving more cost effective systems through
increased use of application specific integrated circuits (ASIC).
Higher clock rates are related to increased power dissipation. It is probable that
AIPS/ALS will be cooled, in part, conductively. Therefore, technologies which pursue
higher clock rates and lower power dissipation, together, are more likely to be useful in
AIPS/ALS. Two technological strategies which do this have been identified. The first
strategy is mixing device technologies on a single VLSI circuit. This tends to preserve each
family's benefits while limiting their detriments. An example of this approach is the mixing
of CMOS and Bipolar technologies to construct BiCMOS devices. The second strategy
decreases device feature sizes while lowering VLSI supply voltages. This tends to decrease
device RC time constants while decreasing device power dissipation. An additional reason
to decrease supply voltages is to avoid electri_ field strengths which will destroy the finer
feature devices. Numerous CMOS VLSI circuits have been implemented which have -0.5
micron feature sizes and use 3.3 volt supplies.
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Figure 5. Projected System Clock Rate
Figure 5 shows the projected clock rate for the next several years. The projected
clock rate for a cost effective AIPS system with a 1992 PDR is between 50 and 80
MegaHertz.
The second trend is toward higher functional density. One way to accomplish this is
by achieving higher device density. This is done, primarily, by using devices with smaller
feature sizes. Some of the factors associated with producing such devices are better clean
rooms, finer line lithography equipment, better substrates, and lower supply voltages. The
DoD VHSIC program has been completed. During its last phase, important research was
performed in the area of high speed VLSI circuits having 0.5 micron feature sizes. This and
other facts indicate that high speed VLSI with 0.3-0.5 micron feature sizes will be available
in the 1992 market place.
The projected device density for custom designed VLSI is presented in Figure 6.
This means a four times density increase is being produced by a device shrink from 1.0
micron to 0.5 micron feature sizes. This also means that a one megabit, 1990, maximum
SRAM density implies a four megabit, 1992, maximum SRAM density. This is confirmed
by SRAMs displayed at past ISSCC (International Solid State Circuits Conference).
The third trend is toward a system design environment which supports the cost
effective design of systems that make extensive use of ASICs. The availability of tools for
behavioral modeling, logic synthesis, interconnect modeling, and improved automatic
routing will make such designs significantly more cost effective than in the recent past.
Therefore, the AIPS/ALS technology insertion is likely to benefit from more intensive use
of ASICs than previous AIPS systems.
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Figure 6. Device Densities for Relevant Device Technologies
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Figure 7. Cost Effective Custom and Semi-Custom Logic Density
Figure 7 highlights the distinction between the available logic density in ASIC
products and the average used logic density in ASIC designs. The average used logic
density is related to the most cost effective logic density for a given design environment
capability. In the AIPS/ALS time frame, many will find 10-50K standard cell and gate
array designs more cost effective than off-the-shelf MSI and LSI circuit approaches.
Now, the implications for an AIPS/ALS system design at a 1992 PDR are
summarized by describing the system's processor, memory, and support VLSI in the light
of the previous conclusions.
The AIPS/ALS will use a 50-80 MHz, 32-bit, RISC processor. This processor will
use the higher device density to integrate integer, floating point, cache control, and 64
kbytes of fast memory onto a single chip. The processor VLSI circuit will use a 3.3 volt
supply, -0.5 micron minimum feature size, and either CMOS or mixed CMOS / Bipolar
technology. This achieves high functional integration with around 5 Watts of dissipated
power.
The off-processor memory hierarchy associated with the processor architecture will
be assembled out of a small number of VLSI support chips and will provide 100-200
megabytes per second of low latency bandwidth designed for embedded computing. The
on-processor cache will have under ten nanosecond access time. The one megabyte main
SRAM memory will be composed of eight, less than 50 nanosecond, 3.3 volt, four
megabit, CMOS/SOI SRAMs.
The support logic will include under 30K standard cell designs in CMOS, BiCMOS
or GaAs. The GaAs will be used where its lower speed-power product can benefit.
2.2. Microprocessor Technology
A technology projection has been performed as part of the AIPS/ALS design
process in order to identify the most cost effective technology insertion. As part of this, the
performance characteristics of the most cost effective processor implementation at the time
of the AIPS/ALS preliminary design review (PDR) have been projected. The full
technology projection is presented in [Ref. 1] and the processor performance is discussed,
briefly, below.
In order to project 1992 processor performance characteristics we consider a sample
of current processors with respect to different performance benchmarks. Then we
extrapolate the 1992 processor characteristics by considering vendor plans along with
relevant advanced technology demonstrations.
First, we consider current processor performance with respect to the version 1.1
Dhrystone benchmark. The Dhrystone is a popular small integer benchmark. It does not
use floating point, I/O, or operating system calls. Compiler optimization improve scores,
significantly. The benchmark program fits into most instruction caches. In general, the
Dhrystone is a useful measure of integer performance. The Dhrystone performance of
various existing and future microprocessors is shown in Figure 8.
The first conclusion that we draw is that at the same clock rate, the CISC (Complex
Instr_action Set Computers) machines have less integer processing capability than RISC
(Reduced Instruction Set Computer). For example, a MIPS R3000 @25MHz performs 5-
10 times better than a Motorola 68020 @25MHz. The next conclusion we draw is that
integer processing capability in 1992 will be 2-3 times greater than the R3000 (@25MHz)
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capability.Two entriessupportthis. First, the prototypeprocessorreportedat the 1990
ISSCC(i.e. IntemationalSolid StateCircuitsConference)runsat twice theclock rateand
has2 timesthe score.Second,the R6000runsat 3 timestheclock rateandhas2.5times
thescore.Verbalandwrittenplansfor 60-80MHz processorsfor pre-1992marketinghave
beenvoiced by manyvendors. Thereis activecompetitionbetweenthe SPARC,AMD
29000,Motorola 88000,andMIPSR3000architectureswhichhasresultedin versionsof
eachin everhigherclock rates.Versionswith 40MHz clockrateswill existin 1990.
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Figure 8. 1990 Dhrystone (Version 1.1) Processor Benchmarks
The Whetstone benchmark is a mix of floating point, integer, function call, array
indexing, conditional jumps, and transcendental functions. Based on performance
benchmark results reported in references 16-21 of Appendix A.2.2, one can conclude that
compiler optirmzations have little effect on the benchmark score. Whetstone memory access
patterns allow performance improvement to be obtained by good cache design. The
Whetstone performance of various existing and future microprocessors is shown in Figure
9.
The CISC machines have less Whetstone processing capability than the RISC
machines. At the same clock rate, the 68020 has 6-15% of the RISC capability. The
Whetstone capability at PDR is projected to be 15 to 25 Double Precision Mega-Whetstones
per second.
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Figure 9. 1990 DP Whetstone Processor Benchmarks
In November 1988, the Systems Performance Evaluation Cooperative (SPEC) was
organized in order to standardize benchmarking and increase available unbiased computer
benchmarking information. The 1.0 SPEC benchmark suite is a CPU-intensive set of 10
benchmark programs. The benchmark measure for each program is performance relative to
a Vax 11/780 (i.e. Vax/Sys performance). The SPEC ratio is a geometric mean of the
individual.benchmarks. The SPEC performance for selected existing and future
microprocessors is shown in Figure 10.
At the same clock rate, different RISC architectures tend to perform about the same.
The SPARC has a little less capability. The R3000 can be significantly improved with a
custom floating point unit (FPU). The power dissipation of the ECL R6000 prevents its
use in embedded systems but processors available by 1992 will achieve this clock rate and
performance.
Now, briefly, we consider the individual benchmarks. Gcc is mainly a CPU
integer-intensive benchmark. Espresso is a CPU bound integer intensive benchmark. Spice
2g6 is a CPU-bound, primarily, floating point benchmark using single precision, double
precision, and complex operations. Doduc is a scalar floating point benchmark. NASKER
(NASA Ames Kernel) is a double precision floating point intensive benchmark containing
seven subsidiary programs. LI (LISP Interpreter) solves the 8 queens problem. Eqntott is
an integer intensive benchmark that does sorting. Matrix300 and To.mcatv are vectorizable
double precision floating point benchmarks. Fpppp is a double precision floating point
benchmark.
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By 1992,the SPECratio for the selectedprocessoris projectedto be25 to 40 as
indicatedin Figure11.
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Figure 10. 1990 CPU-Intensive SPEC Ratio Mean Benchmarks
Key Processor SPEC Ratio
1. R3000/25MHz 17.6
2 R3000/33MHz 23.2
3 SPARC/33MHz 16.3
4 Mot88k/25MHz 17.8
5 Prism/18MHz 13.9
6 Prism/33MHz 25.2
7 R6000/67MHz 42.2
8 RS/6000 34.7
4
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Figure 11. 1990 CPU-Intensive SPEC Ratio Benchmarks
Figure 12 graphs processor performance versus year. In the lower left, we see
various CISC processors (1,2,3,4,5,6,7,8,19). The new 68040 and 80486 processors
12
(12,13) will have faster descendents(23). Slightly abovethe lower left is the current
grouping of RISC processors(9,10,20,24,26,28).Higher performanceversions have
followed (11,29). More will follow (22,25,18,27).Militarized versions with similar
performancewill becomeavailablewithin a yearand beforethe AIPS/ALS technology
freezedate.
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Key Processor Key Processor
1 68020/16MHz 16 RH32/25MHz
2 80386/16MHz 17 DARPA MIPS
3 68020/25MHz 18 R4000/70MHz
4 68030/16MHz 19 i80960MC
5 68030/25MHz 20 MiI-R3000/25
6 80386/25MHz 21 MiI-R3000/40
7 68030/33MHz 22 R3000/40MHz
8 80386/33MHz 23 68040/50MHz
9 R3000/16MHz 24 29000/25MHz
10 R3000/25MHz 25 29000/55MHz
11 R3000/33MHz 26 C300/50MHz
12 80486/25MHz 27 SPARC/Lightning
13 68040/25MHz 28 SPARCI25MHz
14 R6000/67MHz 29 SPARC/40MHz
15 SPARC/80MHz 30 Mil R4000/70MHz
1987-1992 Processor Performance Projection
The microprocessor performance projection conclusions are summarized in Table 1.
These are the throughput ranges for various benchmarks and implementation technology of
the processor for the AIPS/ALS technology insertion. The actual throughput will depend
on the specific instruction mix of the ALS applications programs, the size of cache
memory, the programming language and compiler, the selected clock rate (power
dissipation requirements) and so on. These factors are taken into account in the AIPS
Design and Validation Knowledgebase report [Ref. 2] and the AIPS ALS Architecture
Synthesis report [Ref. 1].
Processor Performance
Dhrystones/sec (Version 1.1)
DP M Whetstones/sec
Spec Ratio
Vax 11/780 MIPS
Processor Technology
Clock Rate
Power Supply
Semiconductor Process
Device Feature Size
50-80
15-25
25-40
35-50
40-80 MHz
3.3 Volt Power Supply
CMOS/BiCMOS
0.5 micron
Table 1. Processor Performance and Technology Characteristics.
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2.3. Multi-Chip Module Technology
The trend toward higher functional density and performance includes packaging
technology. A great deal of research and development work has been and is being done to
solve problems created by higher frequency VLSI circuits.
There axe two primary problems which MCM packaging can mitigate. First,
interconnection delay tends to dominate propagation delay. Therefore, in many cases,
making faster devices will make little performance difference. Second, switching devices
faster into the same capacitive load dissipates more power. The largest capacitive and
resistive loads tend to be the longest interconnection runs.
The significance of interconnection delay relative to gate delay will tend to increase
as clock frequency increases and device feature sizes decrease. Interconnections can be
categorized as on-VLSI, off-VLSI and on-MCM, and off-MCM. The change in the
percentage of interconnection delay with respect to changes in feature size is shown in
Figure 13. For 0.5 micron device sizes, interconnect delay may approach 80% of total
propagation delay. This on-VLSI interconnect delay ratio of four-to-one will be much better
than off-VLSI ratios.
0.5p.
0.91.t
',i"_ ' ..............................80% (projected) _' ........ " '"_ ......_'........................ ... 20*/.
31%
_4 7 '/o _ 53 °/01.25p, o .....
• [2.01.t _34% _ 66%
Interconnect Delay Gate Delay
0 25 50 75 100
Common Load was 10 clocked inverters and 2 mm of metal wire
Figure 13. VLSI Circuit Delays As a Function of Feature Size for CMOS Process
Table 2, taken from the 1988 Future Advanced Control Technology Study on
VHSIC/GaAs, further demonstrates the significance of interconnection delays. It displays
propagation delays for three 1986 semiconductor technologies. The ratio of on-chip
memory access to gate delay is between 3 and 20. The ratio of off-package to gate delay is
14
between50 and800.The tablesuggeststhat usingMCMs candecreasepropagationdelay
by50 to 80percent.
Characteristic
GateDelay
On-chipmemoryaccess
Off-chip/on-packageaccess
Off packageaccess
lit E/D MESFET 2it ECL 1.25itCMOS
50-150ps 150-250ps500-750ps
0.5-2ns 2-3ns 10-20ns
4-6ns 6-10ns 20-30ns
10-40ns 20-60ns 40-80ns
Table2. 1986Delaysin MESFET,ECL, andCMOSSystems
A 1989 data point, shown in Table 3, further emphasizes the significance of
interconnect delays for high performance systems that do not use MCMs. A four inch wire
mn at 80 picosecond per millimeter in a 75 MHz clock rate system for Direct Coupled FET
Logic (DCFL) has an interconnection delay that is over half of a clock cycle.
Logic Macro Gate(ps) ps/mm of wire
DCFL Inverter 140 80
D Flip-Flop 500 80
2:1 Mux 320 80
Table 3. Interconnect Delay For Direct Coupled FET Logic
The 1989 delay, without MCM technology, can be juxtaposed to a 1988 result with
MCM technology. In the 1988 Government Microcircuits Conference papers, the
Honeywell Sensors and Signal Processing Laboratory reports the MCM, thin film
multilayer (TFML), interconnect characteristics as shown in Table 4. Specifically, the
propagation delay for the TFML technology is about 10 times less than the wire trace on the
printed circuit board example above.
Conductor Thickness
Linewidth
Line Pitch
Dielectric Thickness
Via Diameter
Propagation Delay
Characteristic Impedance
Resistance
Capacitance
Inductance
Max. Backward Crosstalk
5urn
25um
75-125um
15-25um
25-35um
62ps/cm
50 ohm
1.26 ohrn/cm
1.2pf/cm
3.1 nH/cm
-40db
Table 4. Typical TFML Interconnect Characteristics
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The secondproblem which MCM technologycan mitigate is the tendencyto
increasepower dissipation with faster switching speed.For example,CMOS power
dissipationis proportionalto load capacitance,switchingfrequency,andsupplyvoltage
squared.Most of thepoweris dissipatedby devicesdriving externallines.Thecapacitance
of theselines staysconstantastheVLSI devicefeaturesizesandcapacitances hrink.In
this case, higher switching speedmeanshigher power dissipation. However, if the
capacitancesassociatedwith theexternallinescanbedecreasedthenthepowerdissipation
mightnot increasewith switchingspeed.
Table 4 shows 1.2 pf/cm capacitance and 1.26 ohrn/cm resistance associated with
the Honeywell, TFML interconnections. A separate estimate of 80% capacitance decrease
per pin due to MCM packaging also indicates that higher switching speed with lower
external capacitance and resistance can be achieved using MCM packaging. Thus power
dissipation at higher switching frequencies can be decreased by using MCM.
Many MCM implementations have been reported. This evidence is used to support
the above and to demonstrate that the benefits will be available, as well as be cost effective,
by the technology freeze date.
2.4. Optical Interconnection Technology
Optical interconnections have performance, packaging, and electromagnetic
properties which will allow decreased cost, increased safety, simpler designs, and
increased data integrity.
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Figure 14. Why use optical interconnections?
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Figure 14 showsthe effect of various attributesof fiber opticson systemdesign. A
performancecomparisonof optical fiberandcopperwire interconnectionsfollows. There
are four performanceproperties that tend to makeoptical fiber interconnectionsthe
preferredalternative.Signalattenuationis independentof modulationratefor anoptical
signal. This tendsto makeperformanceupgradessimpler.Also, it tendsto imply that
systemand testequipmentdesignis simpler. Optical fibers have very large data rate
capacity.This tendsto decreasetotal hardwarecost,makesystemupgradeseasier,and
simplify systemdesign.Sinceoptical fiberscanusea restrictedportionof thefrequency
spectrumtheyare lessnoisy which tendsto simplify systemdesignandimprove system
reliability. Optical interconnectionshave lesscrosstalkthan copperwires. This, also,
simplifiessystemdesignandimprovessystemreliability.
Optical interconnections are relatively immune to adverse effects of stray
electromagneticfields.So,thesystemdesigncanbesimpler,thebit error rateslower, and
thereliability higher.Thatoptical fibersdo not generateelectromagneticfields simplifies
systemdesign,decreasespowerdissipation,andimprovesreliability. Finally, thefact that
fibers are insulators and there are no "short circuits" creating sparks which makes
maintenanceasier,increasesafetyandagainsimplifiesdesign.
AIPS/ALS hasthreepossibleusesfor optical interconnections.Thesearethepoint
•to point links in theFTPdataexchangemechanism,the intercomputernetwork,andthe
input/outputnetworks.The mostlikely candidatefor ahigh performanceintercomputer
networkis, by far, theFiberDataDistributedInterface(FDDI) or asimilarhighspeedfiber
optic interface.The availability of hardwareusingthis standardin the AIPS/ALS time
periodisdisplayedin Figure 15.
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Figure 15. FDDI Projected Sales for 1989-1993 Period
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The figure shows the projected salesin logl0 (ports) units. The approximate sales
quantities:300,3000,22000,and200000unitsareassociatedwith 1989,1990,1991,and
1993,respectively.Thisprojectionis supportedby agreatdealof evidence.FDDI chip set
productshavebeguntheir secondgeneration.Thethirdwill occurbefore1992.TheFDDI
standardhasbeenacceptedby the computerand telecommunicationsindustry. Many
companieshave FDDI productsand projects alreadyunderway.Figure 16 showsthe
projectionsfor the numberof FDDI ports in personalcomputersfor the 1989-1992time
period.
Activity by workstationandPCvendorsin 1989and1990tendsto supportsthis.
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Non-PC Market
89 90 91 92
v
Figure 16. FDDI Sales in PC and Non-PC Product for 1989-1992
Underlying component evidence supporting the general large growth of fiber optics and
FDDI in particular is the projection of GaAs optoelectronic integrated circuit sales shown in
Figure 17. Not only do these support the 100 MB/S FDDI prediction but they imply that
faster data rates will be available by 1992.
Several vendors are addressing optoelectronic functions which transmit and receive
data at over 1 gigabit per second data rates. These include Gazelle Microcircuits, Gigabit
Logic, and Vitesse semiconductor. A recent cooperative effort between Advance Micro
Devices, maker of the first FDDI chip set, and Vitesse suggests an attempt to use Vitesse's
gigabit per second transmission capability for the next generation FDDI. The Gazelle
Microcircuits "hotrod" chipset is "FDDI compatible" and is expected to function at over a
gigabit per second in 1990.
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With respecto optical interconnections, AIPS/ALS can expect to have 100 megabit
per second optical links and 100-1000 megabit per second point to point links in the FTP
data exchange mechanism, IC network and I/O networks.
40M
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Worldwide GaAs Optoelectronic IC Market
1990 1991 1992 1993
Figure 17. Projected GaAs Optoelectronic IC Sales for 1990-93
2.5. Radiation Hardened Electronics Technology
The AIPS/ALS system will enter a low earth orbit during its mission. The
environmental conditions will include exposure to higher levels of radiation. The purpose
of this section is to survey the radiation hardening technology which is relevant to
AIPS/ALS.
The characteristics of the upper atmosphere are described in the 1987 Defense
Nuclear Agency Study "Basic Mechanisms of Radiation Effects in Electronic Materials and
Devices" (HDL-TR-2129). In general, the space environment consists of a low-level,
constant flux of energetic charged particles including electrons, protons, alpha particles,
and heavier ions. Characteristics of low earth orbit space radiation environment are listed
in Table 5.
Ionization dose rate (< 1 rad/s )
Magnetospheric particles
Cosmic rays (Electrons, protons, alphas, heavier ions)
Table 5. Characteristics of Low Earth Orbit Space Radiation Environment
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Thereareseveralinteractionmechanismslisted inTable6, relatingradiationanda
solid. Theseinteractionsresultin eitherionizationwhich generateselectron/holepairsor
damagedueto atomsdisplacedfrom their normallatticesites.Sincedisplacementdamage
is causedby total dose,it is not relevantto AIPS/ALS. Ionizationcurrentscanbecaused
globally by radiation pulsesor locally by energeticchargedparticles(i.e. singleevent
upsets).Theseare the interaction mechanismsagainstwhich AIPS/ALS needsto be
"hardened". It shouldbe noted herethat theAIPS architecturecan tolerate transients
causedby SEUsin the samemannerthatit can tolerateother transients.The problemis
isolatedto theaffectedfault containmentregionsuchasaprocessorchannelor anode,the
affectedmodulesareconfiguredout of thesystemandthenreinstatedon a trial basisby
bringingtheir internalstatein congruencewith theotherredundantmembersof thegroup.
However, this takes a certain amount of time (from a few milliseconds to tens of
milliseconds,dependingonwhich moduleis affected)andif theradiationenvironmentis
severeenough,it canoverwhelmthearchitecture'sability to recycletheaffectedhardware.
Therefore,if anappropriatetechnologycanbe foundthatcanreducethetransientscaused
by radiationwithoutincurringgreatercostor losingperformance,thenit wouldbeof some
valueto AIPS/ALS.
PhotoelectricEffect
ComptonScattering
PairProduction
RutherfordScattering
NuclearInteractions
Table6.RadiationInteractionswith SolidMaterial
Table7 summarizesrecentVLSI capabilityfrom theradiationtoleranceviewpoint.
Thedoserateandsingleeventupsetresistanceof AIPS/ALS will beachievedby having
thesequalitiesin theAIPS/ALSVLSI circuitsandarchitecture.Theapproximatemagnitude
of theradiationthreatto AIPS/ALScanbeput in perspectiveby estimatingthenumberof
SEUsoccurring during the ALS mission. For a five day mission, with VLSI circuits
havingSEUerrorratesof 10-7 errorsperbit-day,and4 megawordsof 32bit memory,one
wouldexpectapproximately64errors.The technologythatcanwithstandtheseerrorsis
discussedbelow. For missionslasting just one or few orbits, theradiation hazardwill
obviouslybemuchsmaller.
107-108radtotaldose
1010_1011rad transientupset
10-7 errors/bit-dayfor singleeventupset
1015n/cm2 neutrondisplacementdamage
Table7. GaAsandHardSiliconRadiationCharacteristics(1987)
20
Researchanddevelopmentof VLSI which is lessaffectedby radiation pulsesis
proceedingin severalplaces.Theforemostis SAT081 which is anumbrellaorganization
whosepurposeis to coordinateradiationhardeningresearchfor theDoD. Anotherplaceis
theDARPA which is studyingtheseeffectsin GaAsVLSI. Finally, industryis pursuing
radiation tolerant VLSI circuits.
Research and development for silicon based VLSI has focused on three processes:
bulk silicon, silicon-on-saphire (SOS), and silicon-on-insulator (SOI).
The bulk silicon work has reached a state where the radiation dose rate is at SDI
level 1, approximately, and cannot be improved, greatly. This is clearly adequate for 1.0
micron VLSI circuits. However, dose rate sensitivity will increase with decreasing feature
size and 1992 VLSI circuit feature sizes will be near 0.5 microns. Nevertheless, the bulk
silicon process may be useful and cost effective for AIPS/ALS.
The silicon-on-saphire work has potential and capability, however, it is relatively
costly. Bulk silicon and silicon-on-insulator technologies seem more likely candidates for
AIPS/ALS.
Silicon-on-insulator technology has the greatest potential for high density, dose rate
resistant, submicron, VLSI circuits. This is because the SOI process allows greater
isolation of devices from outside electric fields. The greater isolation is being used to
increase device densities as well as increase dose rate resistance. The combination of these
two guarantees this technology will develop rapidly. Specifically, with respect to higher
device density, fabrication efforts for 16 megabit CMOS SRAMs which use SOl process
steps are being made. Also, all monolithic, 3-dimensional, VLSI circuits use SOl
techniques. Currently, 1 and 4 megabit, high dose rate resistant, CMOS/SOI, SRAMs are
being pursued at Texas Instruments. Results generated for bulk silicon and SOS are being
adapted to SOl.
Research and development for GaAs based VLSI is being targeted at developing
better GaAs substrates. SOI gains its benefits from providing greater device insulation on
the semiconducting silicon substrate. GaAs is a semi-insulating substrate which, therefore,
already has the potential for very high device densities as well as very high dose rate
resistance. However, current GaAs VLSI is less dense than Silicon due to technological
immaturity with respect to low cost, large diameter, low defect density, GaAs substrates.
Larger, lower cost, four inch wafers are now appearing.
In general, radiation pulse effects in GaAs VLSI circuits are comparable to those in
the harder Silicon technologies. Bulk silicon, Silicon-on-Insulator and GaAs technologies
will be useful and available to AIPS/ALS.
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Singleeventupsets(SEU)arethenewest,majorradiationcausedeffects.Thebasic
physicalmechanismsand their implicationsfor 0.5 micron VLSI circuits arestill being
refined. Nevertheless,SEU researchwas reported in IEEE Transactionson Nuclear
Science,theGovernmentMicrocircuitsApplication ConferenceProceedings,andNASA
TechnicalSupportPackagesduring the 1988-1989period.Application notesexplaining
product SEUperformancearemoreavailablenow thanbefore.Understandingthis work
allowsbetterpredictionof 1992SEUresistantVLSI circuit characteristics.
Recent experimental research, partially sponsoredby the Naval Research
Laboratories(NRL), indicates a cooperativeinteraction betweenradiation pulse and
energeticchargedparticle ionizationmechanisms.This suggeststhat SEUrateestimates
which arenotperformedin anenhanced oserateenvironmentwill haveunderestimated
thereal systemSEUrate.
More recentwork reportedin anOctober1989Fujitsumemoryapplicationnoteby
M. S. Iqbal presents 1989commercial memory technology SEU considerations.In
general,SEUeffectsincreasewith higherdevicedensityandhigherspeeds.Therearetwo
techniquesfor adjustingmemorycells in order to controltheseeffectsin MOS SRAMs.
One increasespower dissipationand the other decreasesspeed.A third techniquefor
limiting SEUeffectsis to include errordetectionandcorrectioncircuitry on thememory
chip.This tendsto limit the accessspeedof thememoriesanddoesnot correctmultibit
errors.Theevaluationof 5 volt, 250nanosecondaccesstime, CMOSSRAM indicatesFIT
ratesof 200-500.In 1992,smallerfeaturesizesandfasteraccessspeedswill tendto make
theseworse.
A January 1989 empirical study of single event upset susceptibility trends is
availablein a NASA/JPLTechnicalSupportPackageby thatname.Themainpredictionis a
rankingof existinglogic familiesby SEUresistanceasshownin Table8.
CD4000SeriesCMOS(MostResistant)
OtherCMOSLogic (LS,HC,HCT,SC)
StandardPowerBipolar (54XXX)
OtherBipolarLogic (Low Power,FAST, Schottky)
Low PowerSchottkyBipolar (54LSXXX)
AdvancedLS Bipolar (54ALSXXX) (LeastResistant)
Table8. SEUHardnessRankingby LogicFamily
A theoreticalSEU modelhasbeendevelopedin recentwork doneat NASA/JPL
andtheCalifornia Instituteof Technologyby Zoutendyket al. Themodelcanbeusedto
designhigh densityVLSI circuits with low SEUsusceptibility.Themeasurementof the
five model parametersis describedanda sampleSEUratecalculation is performed.In
general,two mechanismsfor SEUareidentified.Thefirst mechanismis achargedparticle
intersectinga chargecollectingjunction. This depositschargeinto a devicewhich may
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changethedevicestate.The secondmechanismis a particlewhich missesajunction and
generateschargewhich diffuses throughthe substrate.For high enoughcharge,device
density,andcircuit SEUsensitivity,multiplebit flips mayresult.TheSEUtrendassociated
withpreviouslymentionedVLSI circuit trendsis clearlytowardmoremultiplebit flips.
SEUsensitivityis beingaddressedin threewaysat once.First, theradiationpulse
effectsarebeingcontrolled by materialresearchlike SOl. This eliminatestheincreased
SEU sensitivity due to the interactioneffect. Second,since SEU sensitivity is largely
determinedbycircuit geometryandelectricalconfiguration,theseconfigurationsarebeing
adjustedby VLSI vendorsin the light of new knowledge.Two examplesof this are the
Harrisradiationhardened,standardcell library and memorycell researchreportedaspart
of the DARPA GaAs program.Third, the increasedoccurrenceof multiple bit flips is
addressedby architecturalfeaturesalreadyin theAIPSadvancedfault tolerantdesign.
In summary,thetrendtowarddecreasingradiationresistanceassociatedwith VLSI
circuit trendsmustbeoffsetby technologyinsertionof improvedmaterials,circuit design,
and architecture.Betterdose-rateandSEU modelingwill allow improvedVLSI circuit
characterizationsothattheradiationhardnesscanbebetterverified.
3.0 CONCLUSIONS
This report hasreviewedtheoptionsfor therelevanttechnologieswhich will be
inserted into the AIPS/ALS avionics suite. As such, it is integral to one step in the
AIPS/ALS design for validation methodology, namely, the synthesis of candidate
architectures.This sectionpresentssomeremarksto summarizethedatadescribedin the
bodyof thedocument.
The technologieswhich werereviewed arevery large scaleintegration (VLSI)
circuits, microprocessors,multi-chip modules (MCM), optical interconnections,and
radiationhardenedelectronics.Thescheduled atefor theALS preliminarydesignreview,
mid-1992,wasusedasa freezedatefor technologyprojections,althoughoptionswhich
may undergorefinementafter that datewere also considered. To achievea balanced
perspective,researchtrendsin governmentagencies,academicinstitutions,andcommercial
organizationswereall surveyed.
It is clear that advancesin VLSI technology will continue to dominate the
capabilities of avionic systemssuchas ALS. By 1992, the current four foundation
semiconductorfamilies(CMOS,ECL, GaASE/D MESFET,andBiCMOS) will likely be
joined by othermaturingtechnologies.Higherclock rates,increasedfunctionaldensities,
andmore frequentuseof Application-Specific IntegratedCircuits (ASICs) are the three
primarytrendswhichwill drivetheevolutionof all VLSI circuits.
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Sincefasterswitching timesgenerallyresultin increasedpowerdissipation,high
clock ratesmust be coupled with strategiesto curtail this effect. Thesestrategiesare
expectedto includemixed-technology(e.g.,BiCMOSandECL) singledies,lower supply
voltages,andreducedfeaturesizes. Increasedfunctionaldensitywill alsorequirereduced
featuresizedevices.This will berealizedthroughimprovedfabricationprocesses.ASIC
insertion,on the otherhand,will becomecosteffective for AIPS/ALS due to the rapid
maturationof modellingandsynthesistools.
Baseduponthetechnologyprojections,theVLSI deviceswhichareanticipatedfor
the AIPS/ALS will have0.3-0.5minimum featuresizes,havea supplysourceof-3.3v,
andoperateat speedsin the 50-80MHz range. The semiconductorfamily is likely to be
CMOsor mixedCMOS/BiCMOS.Supportlogic will bepackagedas-30K equivalentgate
arraysandstandardcells.
Thecurrentstate-of-the-artof microprocessors- theprimarycomputingelementof
the AIPS architecture- was extrapolatedto determinethe architecture,features,and
performanceof deviceslikely to be insertedinto the ALS configuration. Performance
samplingof existingarchitecturesshowedthat ReducedInstructionSetComputer(RISC)
devicesareclearly superiorto conventionalComplexInstructionSet Computer(CISC)
devicesfor integerarithmeticandaremarginallysuperiorfor floating-pointcalculations.
Floating-point coprocessingunits, however,can greatly improve RISC performance.
AcrosstheRISCclass,variousimplementationsperformequallywell, makingtheselection
of aparticulardesigndependentuponotherfactors.Usingclock ratesasthesolefactorfor
processingspeed,the50-80MHz devicewhichis anticipatedis likely to becapableof 50-
80KDhrystonespersecondand 15-25MDPWhetstonespersecond.This correspondsto
a 25-40 SPECratio and 35-50VAX MIPS. Of course,performancein an embedded
systemis largely dependentupon a numberof factors, including memorycache size,
programminglanguageandcompiler,andexactinstructionmix.
Sincedevice interconnectiondelay canaccountfor a large percentageof signal
propagationdelayandsignaltracecapacitiveloadingis the leadingcauseof devicepower
dissipation,it would bejudiciousto addresstheseproblemswith anappropriatepackaging
technology. Multi-chip module (MCM) appearsto be one expedientapproach. For
example,thin film multi-layerconnectionshavebeenshownto dramaticallyimproveboth
signalpropagationdelay (one-tenthof wire tracepcb) andline capacitiveloading(two-
tenths of wire of wire trace pcb). Other favorable reports of emerging MCM
implementations indicate that it can provide an effective packaging technology for
AIPS/ALSmicroelectronics.
A corrolary issue to packaging is module interconnections. Optical
interconnections,in theform of fiber links,offer propertieswhichmakethemafavorable
alternative to copper wire. Theseproperties include high datacapacity, low noise
generation,signalattenuationindependentof modulationrate,andrelativeimmunityto EMI
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corruption. These tend to simplify systemdesign, decreasetotal cost, and improve
reliability. TheAIPS architecture,distributedandredundantin nature,canreadilyutilize
such a communication medium. Vendor trends indicate that this will be a mature
technologyby the 1992freezedate.
The AIPS/ALS microelectronicssuite must be hardenedto suitable immunity
against the low earth orbit space radiation environment. This includes immunity to
radiation dose rate and single event upsets (SEUs). Dose rate can be addressed with
appropriately insulated device substrates. Silicon-on-insulator technology has the greatest
potential for high density, dose rate resistant, submicron, VLSI circuits. GaAs, with its
natural tendency to radiation immunity, offers another viable approach. Bulk silicon and
silicon-on-saphire are other less attractive technology approaches. Experimental research
on SUEs is still ongoing, with several solutions being examined, but it is important to
recall that the AIPS architecture can tolerate transients such as SEUs just as it tolerates all
other transient faults.
By reviewing the principal technologies which will be required by the AIPS/ALS
configuration, credible projections of their state in the 1992 timeframe have been made.
This information can now be merged with the AIPS Building Block Performability
Knowledgebase and the AIPS Architecture Knowledgebase to properly synthesize
candidate architectures for the avionics suite. This is one of the many rigorous steps in the
design for validation methodology embraced by the AIPS/ALS program.
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APPENDIX A
TECHNOLOGY SURVEY SOURCES AND BIBLIOGRAPHY
The conclusions reached in the body of the report are derived by relating many data
samples. These samples come from the five technology areas, different sources, some
immature technologies, and some technologies which lead those that AIPS/ALS will use.
In this way bias in the projections has been reduced.
In this appendix, we present the data samples upon which the report's conclusions
rest. The sources are government publications, IEEE publications, trade magazines,
conference proceedings, draft standards, and personal communications. The appendix is
organized in five sections: one section for each technology area. Within each section, the
first subsection has a very brief summary of the context and/or major conclusions of each
reference. The second subsection lists the references for that technology area.
A.I.1 VLSI Discussion
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Anadigics Inc. has signed up Thomson CSF as its exclusive second source in Europe
for GaAs standard products and custom products that have data sheets available.
Thomson will also act as a foundry in Europe for Anadigics.
Gate level design is on its way out as more designers of advanced systems use
hardware description languages (HDLs) to define their designs and a combination of
handwork and logic synthesis to convert those descriptions into implementations.
Release 2.0 of SilcSyn from Silc Technologies takes design to a new level, by
combining high-level design with architectural and gate-level synthesis.
Hampshire Instruments has made two agreements for technology to augment its X-
ray lithography system: one with Lawrence Livermore and the other with Sandia.
Hampshire started shipping X-ray steppers last month. The company received a
$5.4M contract from DARPA to support commercial development of X-ray
lithography.
Both Phillips Signetics and National Semiconductor will announce Furturebus
interface chip sets within a few weeks.
Goaded by increasing hardware densities and shortened production schedules,
engineers are fast abandoning gate-level design. A combination of hardware
description language design and logic synthesis is preferred. HDL/Synthesis is going
to get its biggest test and boost from users this year when Mentor Graphics ships its
new release 8.0 which includes VHDL based design architect and the Quicksim II
mixed level simulator.
Astec (BSR) Ltd., the number two producer of power supplies worldwide, is
entering the merchant semiconductor business with power integreted circuits. Already
in the marketplace are Unitrode, Motorola, Texas Instruments, Cherry Semiconductor
and others.
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7. The CAD FrameworkInitiative successfullycompleteda dry run last weekof the
multivendordesignautomationtool interchangeit plansto showcaseat nextmonth's
Design Automation Conference.The demonstrationwas significant becauseit
embracedmoretoolsandparticipantsthanexpected.Thisencouragesindustryefforts
to defineandimplementacommonframe-workfor exchangingdatafrom different
EDA tools acrossa multivendor environment.Someof thepartiesinvolved were
Appollo, Sun,MCC, HP, MentorGraphics,Genrad,andComputervision.
8. Thereportrecommendsthatcertainautomatictestequipmentrequirementsbeplaced
onVHSIC basedsystemmodules.New andemergingtechnologiesmustnot causea
proliferationof testmethodologiesandequipment.
9. The VHSIC phase2 technologyrequiresthe following: featuresize= 0.5 micron,
functionalthroughputrate=1013gate-Hz/cm2, onchipclockrate= 100MHz, failure
rate0.006%/1000hours,and5x104rads(Si).
10. The VHDL was initiated to establisha commonDoD languagewith which all the
elementsof the systemprocessmaycommunicate.A VHDL technologyinsertion
programis beingpursuedwhich involves institutions including GE, Gould,APL,
RTI, Honeywell,LRS Research,Unisys,National Semiconductor,Stanford,USC,
Dartmouth,andRensselaerPolytechniqueInstitute.A list of companiesdeveloping
design tools which directly supportthe VHDL includes VantageAnalysis, View
Logic Systems, CAD Language Systems, Intermetrics, Endot, and VISTA
Technologies.VHDL wasadoptedasIEEEStandard1076in 1987.
11. Thestudyreportsanewfailureratepredictionmodelfor VLSI devices.Also, revised
failureratepredictionmodelshavebeendevelopedfor hybridmicrocircuits.
12. The product guide contains information on IDT's R3000and its support chips,
CMOSSRAMs,BiCMOSECL SRAMs,andotherproducts.
13. The Zycad VHDL product information is a detailed exampleof 1990 VHDL
Environmentcapabilities.A demonstrationof theZycadproductwasperformedat
Draper during late 1989. The VHDL product works with the Zycad gate level
simulatorandalogic synthesistool.
14. CypressSemiconductorhasproduceda product for the cost sensitiveembedded
systemsmarket.It runsat 25 MHz anddelivers 18MIPS. A prototypingboard is
availablefrom FlameComputerCorporation.
15. Thepresentationincludesadiscussionof hightemperature lectronics.Thematerials
consideredincludesilicon,andGaAs.GaAshasbetterhightemperatureperformance
andSiliconhasgreatertechnologicalmaturity.
16. Integratedcircuit powersupplycontrollerswhichsimplify thedesignandlower the
partscountof switchingpowersuppliesareavailable.A list of supplyingcompanies
is included.
17. Themaintopicsof the 1988GOMAC werememory,radiationeffectsin electronics,
signal processing,VHSIC technology,design automation,VHSIC applications,
MIMIC, reliability, digital system applications,packaging, discontinuedparts,
systems,andtestability.
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18. The paper surveys trends in memory hierarchies. Changing levels of integration in
semiconductors are changing the tradeoffs in CPU design and cache placement.
Technology in 1988 did not allow large enough cache to be integrated onto processor
chips. The authors project that within two years, on-chip caches will be in the range
of 4-16 kbytes and will be standard for high performance microprocessors.
19. There are two fundamental obstacles delaying the insertion of high performance
submicron CMOS into avionics and space applications. First, CMOS processes need
to be developed which do not suffer from short channel effects. Second, systems
must accomodate the 2.5-3.0V supplies which these devices require. The paper
reports an example of how to overcome the obstacles.
20. The opportunities to minimize VLSI technology risks are discussed in the context of
how they were handled on this program. The cost driver on the Copperhead program
was to find a way to eliminate entire cards of components.
21. The difficulties with ECL gate arrays have been the extravagant liquid cooling
systems required to manage the 20-30 watts of power dissipation per chip. The
process dissipates 300 micro Watts per gate and has 300 picosecond average gate
delays. Average chip power of the 12800 equivalent gate array ranges from 6-8
watts. The packing density is equivalent to 1.5 micron CMOS.
22. This tool provides a bridge between the system design environment and the ASIC
design environment. The tool allows system designers to consider more design
configurations prior to the development of ASIC designs.
23. The paper describes the architecture and design of a high performance all gallium
arsenide 32-bit, single board computer. The architecture is the DARPA core MIPS
and claims 100 Vax MIPS.
A new generation of tools is being developed to help designers manage increased
design complexity brought about by higher density ASIC designs. Their goal is to
dramatically decrease design time and ensure correctness and reliability by automating
major portions of the implementation process including design for testability. The
paper describes the benefits of these tools with example using a synthesis system
from Silc Technologies, Inc.
25. The framework for effective VHSIC technology insertion has been supplied by the
design of VHDL and its adoption as an IEEE standard. The implementation of the
methodology which includes defining VHDL Data Item Descriptions, promoting
abstract modeling in VHDL, requiring adequate simulatable VHDL descriptions in
procurement contracts, and developing and disseminating library of VHDL
component models are all in progress (1988).
26. This paper reports the use of VHDL to solve a system modelling problem. The
authors are at Zycad Corporation.
27. In response to the increasing importance of VHDL to system designs, Honeywell
developed a rapid design process which utilizes VHDL behavioral modeling and
automated logic synthesis.
28. Methods of GaAs MESFET modelling are described.
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29. The paper reports on the evaluation of the device electrical performance over
temperature, electrostatic discharge (ESD) sensitivity tests, step stress testing,
accelerated life testing, and identification of failure mechanisms. The work was
conducted by RADC and Honeywell.
30. The paper describes the new Qualified Manufacturers Line concept which was
developed at RADC. The QML route provides for an integrated manufacturing
process from device design through final test which is predicated on the fact that
quality and reliability can be designed into the product or that an ounce of prevention
is worth a pound of cure. QML will significantly lower the cost of aquiring military
and space qualified VLSI circuits that were associated with QPL.
31. Although VHSIC was created to advance semiconductor technologies and to expedite
the introduction of advanced products and processes into new systems, it has brought
with it the primary tool for resolving the problem of obsolescent components. By
using VHDL system descriptions easier repartitioning, redesigning, and updating of
implementations can be achieved.
32. The on-chip power distribution problem for highly scaled technologies is
investigated. Metal migration and line resistance problems as well as ways to optimize
multilayer metal technology for low resistance, low current density, and maximum
wirability are also investigated. Fundamental lower limits and the limiting factors of
the power line current density and the voltage drop are studied. Trade offs between
interconnect wirability and power distribution space are examined. Power routing
schemes are examined. For current MOS VLSI technology, one or two additional
thick layers should solve most of the power distribution problems.
33. This is a Qualified Manufacturers Line (QML) draft standard. The foundation of the
QML is to focus on the quality of the manufacturing environment instead of the
quality of the product. The manufacturer acquires a manufacturing line or technology
flow certification and qualification. Ongoing monitoring techniques maintain the QML
status.
34. The primary new technologies for testing VLSI circuits involve scan path designs. It
appears that because of their superior ability to simplify testing of sequential circuits,
scan design methods should be the rule for complex chips. The recent IEEE/JTAG
boundary scan standard and the appearance of standard cells which support boundary
scan architectures indicate that more complex VLSI circuits can be designed to be
testable.
35. The first issue of the "Triquint Quarterly" talks about GaAs standard cell design,
packaging, design classes, and Class S wafers. In general it indicates that GaAs
VLSI circuits are reaching the commercial market as well as the military market.
36. TI announced a product line of BiCMOS Bus Interface Functions. A claim is made
that these devices may afford a 25% total system power savings when compared to a
system using advanced bipolar devices for bus interface functions. Devices are
available processed to the military temperature range as well as processed to MIL-
STD-883C, Class B. TI is presently pursuing DESC SMD approval on all these
functions.
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37. The information provides parameterson Q24000 seriesECL Bipolar product:
Equivalent gates= 2160-30000,Average cell utilization= 95%, Maximum I/O
frequency=210 MHz, Internalgatedelay( typical with 2 loads,2mm of metal) is
0.5ns,typical powerdissipation=1.8-11.0W,andavailability in thethird quarterof
1990.
38. TheRadstoneVMEbusproductinformationprovidesomedataon 1989militarized
boardandsystemlevel technology.Theprocessorsare68020,68030,80286,and
80386@ 16megahertz.Their militarized VMEbus bandwidthis claimed to bea
sustained40megabytespersecond.
39. The NationalSemiconductor256kxl BiCMOS SRAM hasthe following features:
15nsor 18nsspeedgradesover thecommercialtemperaturerange,lessthan1.1W
powerdissipation@ 50MHz,a soft error rate lessthan100FIT, over2000V ESD
protection,and usesthe one micron BiCMOS III processtechnology.Militarized
productsareavailable.
40. The Mayo GraphicalIntegratedComputerAided Design (MagiCAD) tool setwas
developby theMayoClinic aspartof theDARPA GaAsprogramto supportMMIC
andDigital GaAsVLSI circuit development.TheScienceApplicationsInternational
Corporation(SAIC) is providing documentationandbeta test site supportunder
contractto NOSC.Thetoolsfocusonsupportfor thedevelopmentof systemsbased
on GaAs. Tool set has beenusedon severalof the GaAs Technology Insertion
Programprojects.
41. TheGa22v10GaAslogic deviceis aTTL compatibleGaAspld. Its military version
hasa tpd=12nsanda maximumfrequencyof 71 MHz. It propagationdelayacross
themilitary rangeis essentiallyflat (acharacteristicof GaAsdeviceswhich is not true
of ECL or CMOSwhich slowdown).Volumepriceis around$30.A seconddevice,
theGa23SV8,is a 105MHzTI'L compatible state machine, militarized.
42. The National Semiconductor design automation tools support EDIF, VHDL, UNIX,
and X-window standards.
43. The National Semiconductor confidential projection of their ASIC characteristics
support AIPS/ALS predictions although there are noteworthy differences. Also,
information on there current 0.8 micron technology gate array and standard cell
product is here. Their M2CMOS III technology has 0.8 micron feature sizes, runs at
150 MHz, has 252000 gates, and allows embedded ram.
44. Detailed information on National Semiconductor ASIC technology.
45. The paper compares various lithography technologies from the industrial point of
view. Conventional optical lithography will remain the major candidate for half-
micron technology. Beyond half micron, either excimer laser lithography, electron
beam lithography or X-ray lithography will replace the conventional optical
lithograpy.
46. The article describes the adaptation of RISC architecture implementations to support
embedded applications. By removing nonessential hardware from the
implementations, designers are creating a new selection of scalable chips that lower
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costwithoutalteringperformance.ChipssetsbyLSI Logic andIDT aredescribedfor
theSPARCandMIPSarchitectures,respectively.
47. Leading edge designsare basedon submicronprocessesand have hundredsof
thousandsof gates.Improvementsin CMOS and BiCMOS are making thesethe
technologiesof choicefor 70-100Mhz clock ratesystems.Theadoptionof BiCMOS
technologyby silicon foundriesmaybe the mostimportantadvancementin recent
years.GaAs fabricationhasrecentlymovedfrom threeto four inch wafers.Vitesse
Semiconductorexpectsto produceGaAs productswith 100Kgatesby the end of
1990with more than90% utilization. Onesourcereportsthat at frequenciesabove
80MHz, thedifferencein powerdissipationbetweenCMOSandBIPOLAR is small.
The5volt powerstandardwill likely be lowerto about3volts.
48. The 1990CustomIntegratedCircuitsConference(CICC)will emphasesystemlevel
ASIC design.High level synthesis,partitioning, behavioralsimulation,and timing
driven layout.Analoganddigital mixedsignaltoolsandprocesseswill bepresented.
A keythemeis theimplementationof asystemby achipset.
49. VLSI circuit processesand tools arenow including capabilitiesfor using a third
interconnectionlayeronVLSI circuits.
50. The information discussesZicad's VHDL product and their gate level hardware
simulation accelerators(16k-40ookgatecapacity).They call their designconcept
virtual prototyping.
51. In 1989,CypresshasRISC, PROM,PLD, Logic, andSRAM productfamilies.The
RISC family chip set hasMP, CMU, MMU, CacheRAM, FPC, FPU, and FPP
chips.ThedensestSRAM is 256kxl.
52. TheSUSIETM logic simulatorsupportssimulationof GigaBit LogicGaAsintegrated
circuits. The circuit modelsweredevelopedasajoint venturebetweenAldec and
GigaBit Logic.
53. TheXilinx XC40OOfield programmablegatearrayproductwill bereleasedin mid-
1990.The technologywill besub-micronCMOS.Gatedensitieswill beup to 20K
gates.Performancewill beimprovedby 50%over theirXC3000product.Thesecan
beusedin systemswith clockratesapproaching50 MHz.
54. Japanesesemiconductor manufacturersare investing heavily in Sea-of-Gates
architectureGateArrays with triple level metal.A TexasInstrumentsspokesman
commentedthatthemarketfor 50kproductsis takingoff. This is beingstimulatedby
theinclusionof embeddedRAM with thelogicgates.
55. The article contains a discussion of digital ICs, analog ICs, CAD, test and
measurement,computers,communications,power, andpackagingadvancements.
Cypresssemiconductorproducedthefirst cachecontrollerandmemorymanagement
unit to combineall of theintelligenceandtagmemoriesneededto implementtheSun
MicrosystemreferenceMMU architecturefor its SPARCarchitecute.It runs at 33
MHz. MixedmodeVLSI circuitsandVHDL CADtoolsbecameavailablein 1989.
56. This article focuseson JapaneseX-ray laserwork. Wavelengthsbetween2 and5
nanometershavebeengenerated.Thework wasdoneattheTokyo basedInstituteof
PhysicalandChemicalResearch(RIKEN).
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57. Any function that requiresblockingvoltagesin excessof 50volts and/ormandates
current flows in excessof 2 amperesand/or dissipatesmore than 2 watts is a
candidatefor anintelligentor smartpowersolution.Intelligentpower impliesa tight
coupling betweenthe control/sensingportion of the systemand the outputpower
section.Intelligent powerASICs area high growth VLSI circuit area.CAD tool
developmentis laggingprocessdevelopment.
58. The AT&T FE050A,FE100A,andFE150Apower moduleproductprovides82%
efficiency,paralleloperationwith loadsharing,0.5 inch profile, internalEMI filter,
completeinput/outputfiltering, input/outputisolation,remotesensing,remoteon/off,
short circuit protection, andoutput overvoltageclamp at 6.6 volts. Two power
architecturesupportedbythiscomponentareredundantanddistributedarchitectures.
59. This is aparticularlyvaluablesource.It summarizesVHSIC andGaAstechnologies
through1987andincludesaprojection.Thebibliographyis extensiveincluding531
references.Theperformanceof thesetechnologiesat high switchingspeedsin high
temperatureandhigh radiationenvironmentsis examined.The researchactivity in
commercial,academic,andmilitary environmentsisexamined.Materials,processing,
device, circuit, packaging, interconnect, electro-optical capability, computer
architecutre,design tools, testing, manufacturability, and reliability results are
discussed.A research roadmap is presented. In general, VHSIC and GaAs
technologieswill contributeto systemslike AIPS/ALSin asignificantway.
60. Thearticledescribesa scannedlaserlithographysystemby Ateq companywith 0.5
micron resolution. This meets Sematech'sphaseII performancerequirements.
Productiondeliveriesof thesystemarescheduledfor thefourthquarterof 1990.
61. ThepreliminaryinformationdescribestheIDT 79R3000CPU,7RS301development
board,79R3020write buffer, 7RS101CPUmodule,and71586CacheSRAM. The
informationincludespowerdissipation,speed,functionality,andmore.
62. SpireCorporationhasreceivedawardsfrom theNavalWeaponssupportCenterfor
developmentof GaAscomplementaryheterojunctionbipolartechnology(HBT).
63. AT&T and Hampshire Instruments are collaborating in three areas of x-ray
lithography development.Theseare x-ray optics, reticle technology, and x-ray
resists.
64. SandiaNationalLaboratioriesis transferingits injectionseedinglasertechnologyto
HampshireInstrumentsto improvetheefficiencyandthroughputof the latter'sX-ray
lithographysystem.
65. This two volumesetupdatesthesurveyof GaAs technologydescribedin reference
59. For example,AT&T hasa GaAs pilot line for their HFET devicetechnology
wheretheir contract,approach,accomplishments,andcontractplan for 1989-1990
arepresented.Also, Booz Allen & Hamilton have done a systems analysis of the
military payoff of the digital GaAs insertion projects. Insertion contractors include E-
Systems, Martin Marietta, Texas Instruments, Grumman, McDonnell Douglas,
Honeywell, Kor Electronics, 1TT Avionics, and Sanders Associates.
66. Bipolar Integrated Technologies has unveiled its P201 ECL process. P201 can
integrate 150k gates on an air cooled chip. P201's predecessor process produced
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ECL SPARCand ECL MIPS architecturesfor 50-100MHz clock rates.The new
processproducesmore than twice the speedanddensityat the samepower. Chips
madewith theprocesswill beavailablein early 1991.
67. Thepaperdescribesthearchitectureanddesignof anall galliumarsenide(GaAs),32
bit, singleboardcomputer.The computeris partof theDARPA GaAsProgramand
hasadesigngoalof a200MHz clockrate.
68. Performanceoffers 3.3volt centergroundSRAMs, 1750Aprocessors,and aMIPS
R3000processorwith supportchips.PerformancehasthreeCMOSprocesseshaving
0.8,0.7, and0.4 microneffectivechannellengths.
69. The 1989MotorolaMECL DeviceDatabookpresentsoneexampleof the1988-1989
stateof theartin ECLcomponents.
70. The 1989 GigaBit Logic GaAs IC Data Book and designer's guide presents
performance,reliability, functionality, and packaginginformation on their high
performance GaAs circuits. Their main product families are logic, memory,
analog/instrumentation,communications,prototyping,andstandardcell ASICs.They
describe foundry services, testing methods, quality assurance,and thermal
managementfor theirICs.
71. The Cypress1989databookprovidesinformationon 1988-1989CMOS/BiCMOS
stateor theart information.They haveSPARCprocessorandsupportchips.These
arean integerunit, floatingpointunit,cachecontrollerandmemory management unit.
72. The Micron Technology data book presents 1988-1989 state of the art CMOS data.
Advance information on a 1 megabit SRAM is presented.
73. The Xilinx Programmable Gate Army data book presents 1989 state of the art FPGA
data.
74. Advanced ASICs require adequate tool support. Significant improvements in key
design tools are becoming available. Products to be announced at the CICC will be
ECL logic synthesis from Synopsis and a new Mentor Graphics Quicksim with delay
modeling equations from ASIC vendors. Proprietary tool sets are giving way to
cooperation with EDA vendors and many ASIC vendors are implementing
frameworks that support both third party and proprietary tools.
75. The 1990 Design Automation Conference showed an increased interest in timing
issues like interconnect delays.
76. Some of the next generation ASIC plans announced at the CICC included gate arrays
with densities over 400k gates. Feature sizes are around 0.8 micron (drawn) or 0.6
micron (effective) and product arrival times are in 1991.
77. The McDonnell Douglas engineering group is pursuing processing within the RADC
CMOS RH32 program and the DARPA GaAs program. The information discusses
that work.
78. The capabilities of processing ASICS with a few hundred thousand gate densities
places a heavy burden on the ASIC design environment. This design automation
technology trend discussion includes architectural synthesis, logic synthesis, and
VHDL mixed level simulation tools discussions.
79. This information discusses SilcSyn's architecture synthesis product.
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80. TheproductinformationdescribesLSI Logic'sASICS, radiationhardenedASICS,
andMIPSmicroprocessorsICs.
81. This product information describesTriquint SemiconductorsGaAs Custom IC
FoundryProductsandServices.
82. The VitesseGaAs VLSI circuit databook details their gatearray, standardcell,
telecommunication,memory,andmicroprocessorproducts.Additional packaging,
applicationnotes,qualityassurance,andreliability informationis provided.
83. The TexasIntruments BiCMOS Interface Logic databook discusseswhy these
products can decreasesystempower by up to 25% over bipolar devices. The
functionsarepin for pin compatiblewithexistingindustrystandardfunctions.
84. TheMentorGraphicdesignenvironmentis describedhere.
85. The book presentsa collection of IEEE articles on GaAs technologyproperties,
devicesandIC implementations,computerdesignconcepts,systemexamples,anda
microprocessordesignexample.
86. The article describesTI andIBM work in high densitymemories.IBM expectsto
produce16MbitDRAMs on8 inchwafersin thethirdquarterof '91.Marketresearch
predictslmillion 16Mbit DRAMs shippedby late 1991and20 million shippedin
1992.Notethat 16MbitDRAMs aresimilar to4Mbit SRAMsin manyrelevantways.
So,thissuggeststhat4Mbit SRAMswill beavailablein 1992.
87. This facsimile describesa plan by Texas Instrumentsto make a GaAs MIPS
microprocessorfor theAIPS/ALSprogram. Thechip currentlyoperatesat 150MHz
andhasafloatingpoint unit supportchip.This is thegroupthatis participatingin the
DARPAGaAsprogram.
88. The article discussesdistributed power architecturesand what advantagesand
technologiesaremakingthemmorepopular.
89. The article discussesthe increasingcompetitivenessof BiCMOS technologywith
respectto CMOSandECL. Theadvantagesof BiCMOS overCMOS andECL are
discussed.
90. The article discusseshow the high density and high drive of BiCMOS give the
technologyacompetitiveadvantagefor manyapplications.
91. TexasInstrumentsprojectstheir standardcell library featuresizesthrough1991.
92. Severalarticlespresentfrom differentpoints of view why RISC architectureswill
haveacompetitiveadvantageoverCISCarchitecturesover thenextfew years.
93. This articlesdiscussesASIC costs.Onegraphicindicatesthatfor designswith 10k-
100kcomplexitystandardcell designsareslightly lesscostly thangatearraydesigns.
Costpergate(NRE amortizedoverquantity)for 10k-lookquantityis under1cent.
94. ThebuyersguidepresentsASIC companies,products,andcharacteristics.
95. This articlediscussesthecompetitionbetweenhighperformanceASIC technologies.
96. This article discussesthe different ASIC niches which ASIC technologieshave
created.Companies,servicesoffered,andotherproductdifferentiatingcharacteristics
aredescribed.
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99.
100.
101.
97. The article describesa memorydensityprojectionendingin a 64 Mbit DRAM in
1995.Evidencetoward 8 inch wafers,3.3 volt power supplies,and0.5 micron 4
Mbit SRAMsby 1992is presented.
98. The articlepresentsthedifferencebetweenprocesscapability anddesignutilization
from 1988thru 1992.
The articlediscussesIBM's programin Xray lithography.
This articlecompares1990-1991SRAM memoryprocessesfor ninevendors.
The article summarieswhat will be discussedat the 1989Wesconconference.
Particularemphasisis placedonrapidlydevelopingECL technologyfor systemswith
clock ratesover50MHz.
102-104 Thesearticlesreportimprovementsin ourunderstandingof singleeventupsets.
They have corresponding technical support packageswhich discuss the
informationin greaterdepth.
105. BiCMOS is beingusedwithECL andwith CMOS to developASIC processeswhich
haveawidevarietyof characteristics.
106. The1989InternationalElectronDevicesMeetingispreviewedin thisarticle.
107. This month'supdateon federally supportedphotonicsresearchavailablefor transfer
to the private sectorincludesa newprocessfor growing low defectdensity GaAs
crystals.TheprocesswasdevelopedattheLawrenceBerkeleyLaboratory.
108. The viewgraphpresentationis a presentationof work donefor the DARPA GaAs
programaswell asaprojectionof futureTI GaAsgoals.
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A.2.1 Microprocessor Discussion
1. Commercial developments must be more effectively leveraged by NASA. Four major
recommendations are 1) Ensure adequate funding levels and stable funding profiles,
2) create a spacecraft computer technology applications activity, 3) facilitate insertion
of new technology at all program stages, 4) clarify and consolidate required space
qualification procedures. Computers with 2-3 years of development maturity will still
have to be selected 4-5 years before flight even if the above recommendations are
implemented.
2. The Radstone VMEbus product information provides some data on 1989 militarized
board and system level technology. The processors are 68020, 68030, 80286, and
80386 @ 16 megahertz. Their militarized VMEbus bandwidth is claimed to be a
sustained 40 megabytes per second.
3. This is a detailed presentation on the MIPS architecture.
4. This is LSI product information which shows the current level of integration for their
MIPS architecture implementation.
5. The McDonnell Douglas view graph presentation is an expanded presentation of their
DARPA GaAs Core MIPS microprocessor presentation.
6. The Texas Instrument view graph presentation is an expanded presentation of their
DARPA GaAs Core MIPS microprocessor presentation.
7. The 1989 Performance Semiconductor data book contains information about their
MIPS R3000 implementation.
8. This is the 1989 Cypress Semiconductor data book which contains information about
their SPARC implementation.
9. Volume 1 of the DARPA Digital GaAs Review contains the GaAs 200 MHz Core
MIPS Microprocessor projects. One is being pursued by Texas Instruments and the
other is being pursued by McDonnell-Douglas.
10. This is a discussion of the state of research and development of memory hierarchies.
Efficient memory hierarchies are particularly necessary in RISCs.
11. The paper discusses a radiation hardened R3000 implementation being pursued as
part of the RADC RH32 program.
12. This paper is a GaAs microprocessor system. It indicates some of the effects of very
high clock rates on RISC system design.
13. The paper discusses the design of a GaAs microprocessor system and indicates some
of the effect that high clock rates have on such designs.
14. The paper discusses the Harris Semiconductor RTX2000 RISC controller for
embedded real time applications.
15. The Texas Instruments presentation considers RISC vs CISC performance, processor
selection consideration, manufacuting sources for processors, and then presents their
own MIPS based architecture.
16-21 These are papers related to benchmarks and benchmarking.
22. This describes LSI Logic SPARC L64801 products.
23. This is information on the Systems Performance Evaluation Cooperative (SPEC).
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24. ThesearetheRelease1.0SPECBenchmarkSuiteresults.Processorsconsideredare
Prism 18.2 MHz, R2000 12.5 MHz, R2000 16.7 MHz, MC68030 16.7 MHz,
MC6803033MHz, PA-RISC 15MHz, R300025MHz, MC8810020MHz, andthe
CYC7C60125MHz SPARC.
25. The three day seminarcontains presentationsby Sun Microsystems,Motorola,
M[PS/IDT, Advanced Micro Devices, Intel, VLSI Technology, and Intergraph
Corporation.
26. The AMD memory design handbook shows that the problems related to RISC
processor memory hierarchies are well understood. Higher levels of integration and
chips set RISC architectures are lowering the cost of RISC hierarchical memory
design.
27. The article discusses the innovations presented at the 1990 International Solid State
Circuits Conference. Integration levels were higher. Feature sizes were smaller. Bus
structures were wider. In particular, A Very Long Instruction Word microprocessor
by Phillip-Signetics demonstrated higher performance achieved through greater
parallelism. Hewlett Packard showed a 90 MHz, 3.3 volt, CMOS implementation of
its RISC Precision Architecture. IBM implemented its 370 architecture in a five chip
set. Another trend is that microprocessors are being adapted to the system more than
in the past. Solborne Computer and Matsushita Electric have codeveloped a SPARC
implementation which uses a 0.8 micron process to integrate CPU, FPU, instruction
cache, data cache, MMU and bus controller onto one chip.
28. This is a projection by John Hennessy of the future directions for RISC processors.
29. This is a program on "RISC : Recent Developments In Processor Design". There are
three presentations tiffed "Microprocessor Development and Implementation", "RISC
Architectures", and "Real RISC Machines". The following topics are considered:
present state of development and implementation, forecast of the microprocessor
market, basic approach and performance, a look at RISC architecture compiler
principles, comparison of RISC vs. CISC, compiler technology need to achieve
single cycle execution, an assessment of the RISC future, why RISC is the
architecture of choice, a comparison of RISC chips, and an analysis of the current
level of 10-30 MIPS RISC microprocessors.
30+31 These are presentations made at the 1989 and 1988 Government Computing
Meeting. The meeting attempts to bring together all government agencies at one
time to discuss all hardware and software under development or proposed
development by the government.
32. The Chairman of Intel Corporation sent a letter to Colonel William Stackhouse
(Chairman of Govt. Computing Meeting) regarding the leveraging of commercial
microprocessor technology. Part of the letter is presented below.
"Since you serve both as Chairman of the Government Computing Meeting and as a
key advisor to the Air Force in areas of high technology, I wanted to extend an offer to
you.
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IntelCorporation,a leaderin semiconductordevelopmentfor the lasttwentyyears,
is well known for being in the forefront of computer technology since the original
developmentof theDRAM chip and,morerecently,the386family.
In keepingwith thestate-of-the-art,Intel recentlydevelopedthe80960chip,which
is a32-bitarchitecture,incorporatingfault toleranceandfloatingpointcapabilitiestargeted
for theavionicsmarketplace.SinceIntelalreadyproducedthischip andhasit availablefor
the market,weareproudof its capabilitiesandarewilling to offer to the United States
Governmentthe 80960 instruction set architecture (ISA) to becomethe 32-bit ISA
standard.
We arewilling to providethe80960ISAdatato theGovernmentwith limitedrights
for the purposeof developinga military standardbaseduponour ISA. In addition, we
wouldassistyou in understandingthis ISA, andweunderstandtheimportanceof a smooth
technologyinsertion.
In offering this ISA to theGovernment,wearefurtherwilling for theGovernment
to usethis ISA for anyGovernmentenduse.Intel wouldstill maintainthecommercialend
usemarket and would be willing to provide a royalty free license for the ISA to any
contractorfor Governmentenduse.
In total,webelievethisofferstheGovernmentastateof theartsolutionfor thenext
generation32-bitISA standard,andatthesametimepromotesIntel'snameandrecognition
in thecommercialmarket."
33. TheCEOandChairmanof MIPSComputerSystems enta letter to ColonelWilliam
Stackhouseregardingtheleveragingof commercialmicroprocessortechnology.Part
of the letteris presentedbelow.
"MIPS Computer Systemsis a leading supplier of RISC technology to the
commercialmarket.We believeit wouldbebeneficialfor theUnitedStatesGovernmento
takeadvantageof thesignificantgainsconstantlybeingmadein computerperformance
throughRISCtechnologyby incorporatingit in avarietyof military programs.To thatend,
we havecommittedto work closelywith severalcommitteesthathaveefforts to choosea
32-bitInstructionSetArchitecture(ISA) standard.
Now, wewould like to extendourcommitmentto you in your role asChairmanof
the GovernmentComputingMeetingandyour role regardinghigh leveragetechnology
within the Air Force.For background,we wish to referencethe offers MIPS Computer
Systemshasmadeto theJointIntegratedAvionicsWorking Group(letterdated18August,
1988 from Robert C. Miller to Captain Strauss, Wright Paqtterson AFB) and to the SAE
(letter dated 14 October 1988 from Jacob F. Vigil to Mr. Gerard Tyra, Chairman SAE AS-
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5 32-Bit ISA Committee).Specifically, we proposeto offer to thegovernmentthrough
yourofficessimilarrights to thatwhichhasbeenofferedwithin theSAEasfollows:
MIPS ComputerSystemsis pleasedto offer the MIPS R2000/R3000 ISA for
consideration as the 32-bit ISA standard. If this ISA is chosen as the base line ISA, then
MIPS will give the United States Government the right to develop a MIL-STD-XXXX ISA
which is based on the MIPS R2000/R3000 ISA. The United States Government will have
exclusive data rights to the MIL-STD-XXXX ISA and any corporation will have the right
to build products executing the MIL-STD-XXXX ISA and distribute such products for use
by the United States Government and its agencies or contractors and their subcontractors
for purposes which are vital to the national defense and security, which will advance the
national interests in space or in connection with Foreign Military Sales Agreements. Such
rights will be gtranted by MIPS to the United States Government by a royalty free license at
the time the MIPS R2000/R3000 ISA is sanctioned as the base line ISA for development of
the 32 bit ISA standard designated as MIL-STD-XXXX ISA by the United States
Government.
We believe that adoption of the MIPS RISC architecture would provide the United
States Government and its agencies with access to a key technology necessary to achieving
a competitive edge. MIPS is anxious to cooperate fully to aid in the evaluation and
incorporation of a standard based on the MIPS RISC technology. Please let us know how
we may be of further help."
34. Electronic Trend Publications published "RISC Impact on the Computer Industry".
Architectural changes will increase performance over 60 MIPs in the AIPS/ALS time
period. Technology changes to ECL and GaAs will significantly increase clock rates
and performance.
35. These are three application notes describing details about working with the Clipper
architecture.
36. This discusses some of Digital Equipment Corporation's new RISC products. They
combine the R3000 and the Intel 80860.
37. AT&T and Pyramid technologies are producing a multiprocessing product based on
the MIPS architecture.
38. This is a discussion of the importance of clock frequency in RISC performance.
39. A SPARC product claiming 80 MIPs and called the Lightning chip will be developed
by Hyundai Electronics, LSI Logic, and Metaflow Technologies. Also, LSI Logic is
releasing a "SPARC kit" family with the claim that it is the first complete SPARC
chip set.
40. This describes the R3000 Processor interface.
41. Pyramid Technology and AT&T have agreed to produce a MIPS Architecture based
RISC product.
42. Sun has reached an agreement with a new GaAs vendor and received the first of its
own GaAs SPARC chips from GigaBit Logic. SPEC corporation will develop a three
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chip versionof SPARCon a NASA contractissuedunderthe SBIR program.The
200 MHz implementationwill featureseparateintegerunit, floating point unit, and
interprocessorcommunicationunit.
43. This article discussesproblemsencounteredin RISC baseddesigns. Efficient
memorydesignis thekeyto fixing mostof them.
44. This is theannouncementof theECL MIPSR6000processor.
45. Intergraph partners with Samsumg Semiconductor to produce the Clipper
Architecture.
46. A 33MHz implementation of the SPARC architecture by Cypress
Semiconductor/RossTechnologieswasannounced.
47. The article reportson the2nd AnnualMicroprocessorForum.Solbournecomputer
hasproduceda64bit SPARCarchitecture.
48. IDT has optimized its MIPS architecturefor embeddedsystems.Its called the
79R3001.
49. ThearticledescribesHPandSunRISCchips.
50. This reportson a 1990stateof theartfloating point mathchip.Thechipswerebuilt
by BIT usingtheirP111ECL process.
51+52 Theseareexamplesof existingrealtimesoftwarefor theMIPSarchitecture.
53. Thearticledescribescompetitionwithin theRISCprocessorandproductmarket. It
evaluatesSPARC,MIPS, andthe88000asthestrongestmarketcompetitors.Also,
the article warns that there are too many RISC architectures for all of them to survive.
54. The article discusses the 80960CA implementation and claims that the CA has 30 Vax
MIPS performance. Whether the CA meets the criteria of low cost, low chip counts,
and low power consumption is not clear. The clock rate is 33 MHz.
55. The facsimile from Jan Wine discusses the cost advantages of GaAs, GaAs processor
demonstrations, GaAs processor Ada software, and benchmarking. Estimates of 20
DAIS MIPS for the McDonnell Douglas RH32 processor being done for RADC and
>60 DAIS MIPS for the 200 MHz DARPA GaAs Core MIPS architecture.
Information is also provided on the cache approach taken for the GaAs machine.
56. The articles discusses SPEC's purposes and membership. SPEC is a non-profit
organization founded to develop a common set of performance benchmarks.
57. The newsletter indicates that Systems and Processes Engineering Corporation will
develop a gallium arsenide SPARC microprocessor and compatible coprocessors.
Initial samples will be available in late 1990.
58. The R3000 memory bandwidth is 160 Megabytes per second at 20 MHz. The 80960
memory bandwidth is 53.3 Megabytes per second at 20 MHz. The memory
bandwidth ratio is 3. The R3000 has 18 MIPs at 20 MHz. The 80960kb has 7.5
MIPS at 20 MHz. The performance ratio is 2.5. The 80960CA has a faster processor
but the memory bandwidth is still around 50-60 Megabytes per second. This is likely
to limit the performance that can be obtained from the CA.
59-61. These describe the Acorn RISC architecture.
62. The product information describes the 80960mc implementation. It has 6 MIPS
sustained performance.
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63. The product information describesthe 80960kbimplementation.It has7.5 MIPS
sustainedperformance.
64. Thepaperdiscussesthe80960architecture.
65. ThisdescribestheClippermicroprocesssorin detail.
66. ThisdescribestheClipperarchitecturein detail.
67. The Intergraphcomparisonshowsthe chip integration levelsof the SunSPARC,
AMD 29000,and MIPs architecturesduring 1987,1988, and 1986,respectively,
were lower thanClipper and Motorola.Higher levelsof integrationin the form of
chip setsarenow availablefor all thesearchitectures.Also shownis a codedensity
evaluationwhichdescribesIntergraph'sClipperandMotorola's88000asUltra-high,
MIPSashigh,andSPARCandAMD aslow.
68. TheIDT productinformationgivesdetailson its R3000relatedchip set.Versionsrun
at 16.7MHz, 25MHz, and33MHz.
69. The article showsthat optimization of existing RISC architecturesfor embedded
environmentsis both possibleandunderway. There is a trend to make the RISC
functionsavailableasmacrocellsfor usein very highdensity(i.e. a few hundredK
gates)ASICs.
70. This details IDT's supportfor the MIPS R3000 architecture.IDT offers R3000,
R3010,R3020CPU,FPU,andwrite buffer VLSI circuits.
71. This is a specificationinvolving the80960P12processors.
72. A collectionof articlesdiscussingRISCarchitectures.The MIPS,Clipper,SPARC,
AM29000, Motorola 88000, HP Performance,Intel 80860, VLSI Technology
Acorn, Intel 80960,andthe Inmos Transputerarediscussed.A discussionof the
SPECmarkbenchmarksis presented.A discussion of the importance of high
performancememorysystemsis presented.
73. Thearticledescribes,briefly, the68040.
74. Thearticledescribes,briefly, the68040andincludesablockdiagram.
75. Thearticledescribes,briefly, the68040.
76. The article discussesthe applicability of RISC architecturesto real time systems.
Evidencethat contextswitchingonRISC architecturescanbe fasterthanon CISC
architecturesis presented.LSI Logic plansto makeboth their SPARCand MIPS
processorsavailable as standardmacrocells within their ASIC libraries. The
processor may be broken up into its constituent functions (i.e. CPU, FPU,
MMU ....).
77. The directory of RISC processorscontains 18 companies.The range of clock
frequenciesis from 12MHz to 80MHz. Thepowerdissipationsrangefrom under1
Watt to 21Watts.Othercharacteristicswhich arepresentedareinterruptlatency,on-
chip cache,on-chip mmu, on-chip FPU, packageavailability, and development
support.
78. This is adiscussionof choosingtheright RISCarchitecturefor embeddedcomputing
applicationsby one of the manufacturersof the MIPS architecture.Much of the
discussionis aboutcaching.
79. Thearticlediscusseshardwareandsoftwaretradeoffsin RISCarchitectures.
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80. This is adiscussionof ECL andCMOS RISCimplementations.Currentgeneration
ECL processorsdissipate too much power for AIPS/ALS. Also, their memory
hierarchiesaremorecomplicatedindicatinga slightimmaturityin thetechnology.The
R6000dissipatesabout9 timesthepowerof the R3000andhasabout3 times the
performance.It requires7 nscacheaccesstimesasopposedto 20nsaccesstimesfor
the R3000.The aboveis 1989-1990technology.By 1992,50-100MHz processors
whichareusablein AIPS/ALSarelikely.
81. TheMIPSRC6280is basedon theECL R6000implementation.Theimplementation
was made by Bipolar IntegratedTechnologies using their P111 process.The
applicabilityof thenextgenerationprocess(i.e.P201)or of aCMOS architectureof
equivalentclock rate(i.e. HP 90 MHz CMOS PrecisionArchitecture) makesthis
informationrelevant.
82. An independentassessmentof theIntel 80960KBandtheR3000architectureswas
performedby the Atlantic Research Corporation. The complete set of Common
Avionics Processor 32-bit Ada benchmark programs was hand coded into the
assembly languages of the two machines. Additional results have been obtained for
Ada compiled benchmarks for both machines. Hand compilation rules were provided
by WRDC and ARC. The CAP-32 Ada benchmark suite is available on the Joint
Integrated Avionics Working Group (JIAWG) Bulletin Board System (BBS). The
R3000 architecture performance is about 2-3 times better. The R3000 Ada compiler is
better.
83. The article compares the R3000 to other RISC architectures. SPARC has a systems
viewpoint, much applications software, good C and Fortran compilers. SPARC has
lower performance at a given clock rate than others, no support for unaligned data,
and lower VLSI integration at this time. Motorola 88000 has a customer base,
reasonable chip architecture, and systems expertise. However, the available software
is worse, the on-chip floating point function has slower scalar performance, and
double precision performance is poor. AMD 29000 has a controller market share.
But, little software integration, no native tools, lack of byte/halfward operations, and
the only addressing mode is direct address in register. This tends to produce a large
increase in the number of fetched instructions. More details of the above nature are
provided which become more reliable as they are cross referenced against other
sources.
84. The article describes Bipolar Integrated Technologies ECL SPARC implementation. It
is a chip set implementation which runs at 80 MHz and offers 65 MIPs. The power
dissipation is too high for AIPS/ALS. However, their P201 process described
elsewhere indicates the possibility of a 65 MIPS processor by a 1992 PDR. Also, an
80MHz CMOS architecture (see ISSCC HP 90 MHz CMOS implementation) will
deliver about the same performance and is likely to be available by 1992.
85. The article describes the newly released 68040. It claims 21 MIPS and 3.5 DP
MFLOPS,and 25 MHz clock rate. It executes 68030 code without modification. A
Harvard cache architecture is used. The aggregate cache-processor bandwidth is 200
Mbytes per second.
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86. This is a discussionof theIntel 80486implementation.Its onchip primary cacheis
inadequateto takefull advantageof thechip'sperformancecapabilitiesandin addition
thenecessarysecondarycacheisreportedtobedifficult to interface.
87. This articleis evidenceof a trendtowardadaptingRISCworkstationarchitecturesto
work in embedded,real time, systems.RossTechnology,a subsidiaryof Cypress
Semiconductor,hasmadeacheaper25 MHz, 18MIPsSPARCimplementationfor
embeddedsystems.
88. The description and specification of the M/2000 are presented. This is an
R3000/R3010basedsystemwith 64KByte dataand instruction caches,25 MHz
clock frequency,andvariousbenchmarkresultsarereported.
89. The Systems Performance Evaluation Cooperative (SPEC) extended its
benchmarkingstandardby adding a "SPECthroughput"measurefor evaluating
multiprocessor performanceas well as more benchmarking results using their
"SPECmark" measure. A discussion of the meaning of "SPECmark" and
"SPECthruput"is provided.Resultsfor HP, Solbourne,Motorola, DEC, Stardent,
Silicon Graphics,MIPS RC6280(ECL), IBM RS/6000,andSun implementations
arepresented.Moreinformationis availablefrom SPEC.
90. This discussionof compilersfor theMIPS architecturedescribesits Adacompileras
validated throughversion 1.9 andas havinga front end derived from the Verdix
VADs product.Face-to-facediscussionswith MIPSrepresentativeshowanongoing
commitment to Ada. These include plans to validate for future versions and
explorationof acquiringafrontendwhich hasalowercodeexpansioncoefficient.
91. The MIPS R4000targetspecificationis confidential.However,the information in
this report is consistentwith the specification.Conversationswith engineersat
PerformanceSemiconductorprior to receiptof thetargetspecificationhaveprovided
independentcorroborationof thedatain thespecification.Discussionswith engineers
at TexasInstrumentsprovidesadditionalinformationfrom morerecentrevisionsof
thespecification.
92. TheMotorola68040microprocessorwasannounced,officially. It runsat 25MHz. It
claims20MIPsperformanceand3.5doubleprecisionMFLOPS.Futurespeedsup to
33MHz and50MHz areplanned.It wasreportedthattherehasbeenalot of erosion
in the68K workstationmarketsharein favorof alternativeRISCarchitectures.
93. This describesthe80960KBhardware.A sustainedperformanceof 7.5VAX 11/780
MIPS isclaimed.
94. This is a comprehensivereferencefor the R3000/R3010RISC computer. This
functional descriptionappliesto all R3000/R3010implementationsincluding the
Integrated Device Technology, LSI Logic, MIPS Comp.uter Systems, and
PerformanceSemiconductorones.
95. This is a description of the MIPS floating point coprocessorinterface including
operation,instructionset,exceptions,pinout,timing,andphysicalcharacteristics.
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A.3.1 Multi-Chip Module Discussion
. Electrical interconnect technology beyond the integrated circuit die level tends to limit
the performance of very high speed logic. There is an increase in problems related to
signal skew, cross talk, spurious reflections, circuit layout, and power dissipation. The
solution to this includes higher density integrated circuits and substrates, low dielectric
constant material, controlled impedance transmission lines, and internal bypass
capacitors. This solution will be called the multi-chip module solution. Another
possible approach is to use optical interconnections between integrated circuits on a
board. This approach is too immature for use in AIPS/ALS.
The faster the devices in a given technology are the more critical it is to consider the
effect of interconnects. The promise of VHSIC and GaAs VLSI circuits cannot be
realized if there are significant losses when interconnecting devices and modules
together. Even in CMOS technology, off-chip delays are high enough compared with
device speeds to be of serious concern at the system level.
The area of research that perhaps holds the greatest promise in impacting system
performance is that of system packaging In silicon VLSI, it is not unusual to find over
75% of the surface being taken for interconnection. Much research effort has been
expended in decreasing device dimensions and decreasing switching speeds. However,
these do not reflect proportionally in system speeds because of the losses due to
interconnections.
. The article describes a high speed, high density, wafer scale packaging technology for
the implementation of GaAs systems. An example is presented where 23 GaAs dies for
a GaAs RISC processor were interconnected on a wafer substrate.
. Lawrence Livermore is conducting a "Laser Pantography Project" in order to develop
Hybrid Wafer Scale Integration for Supercomputing. They are currently packaging a
MIPS RISC. Wafers with ten memory chips have been made and tested.
. A significant gap between integrated circuit technology and packaging and interconnect
technology has opened up: a gap in performance, cost, and reliability. However, the
two technologies are converging and many of the advanced packaging technologies
being developed at MCC are exploiting the materials and process understanding that has
been gained in the semiconductor development arena. We can expect, during the 1990s,
that a 10 million gate machine will be assembled from 100 chips of 100,000 gates/chip
on a single substrate, have a 3 nanosecond cycle time, and cost $1000 less the cost of
the chips. MCC feels a copper/polyimide technology will be the best technology to
achieve this goal.
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5. Thepackagingsessionreflectstrendsin packaging.Thereisonepaperonhighdensity
interconnectionof chips in multichip modulesand it describesa masklessoverlay
processusing copper-polyimide.Kohl et. al. of GeneralElectric CorporateR&D
describetheirGE HDI program.The approachclaims significantadvantages: entire
chip areais availablefor interconnectlines;interconnectlineshavea<2 mil pitch; via
connectionsto chippadsaredirectandof low inductancerelativeto wire bondsorTAB
contacts;computercontrol leadsto highreproduceability;convenientsinglebarechip
testingat speedis feasible;chipsof anysizeandtechnologycanbepackedtogether;,
andheatdissipationis optimum.
. A package performance bottleneck is developing because of the inability to densely wire
single chip modules together on the printed wiring board. An array processor,
constructed by means of various high performance packaging techniques, demonstrates
that multichip modules of even modest size can give dramatic improvements in the
packaging figure of merit. A comparison of packaging approaches for a 100 chip, 50
MHz, 4.36 million gate implementation of an array processor system is described.
Packaging characteristics included density, i/os, interconnections, package
performance, and a gates-cm2/pj figure of merit.
. Texas Instruments began a multichip module packaging program, during the VHSIC
program, in 1985. Interarnics fabricated two size packages : 196 i/o and 308 i/o. The
units have distributed power and ground planes and provision for decoupling
capacitors. Chip-to-chip interconnection is incorporated in a multilayer tape automated
bonding (TAB) system which is customized for each chip combination and will fit a
standard i/o pattern in the package. The interconnection materials used were thick film
ceramic and a copper polyimide structure.
The Lawrence Livermore Laser Pantography project has built Chip-to-wafer
interconnections with up to 1600 gold thin film wires around a 1 centimeter chip. In
addition, LLL has built 4 layer interconnect structures using laser planarization and
fabrication and testing of thin film transmission lines for wafer scale interconnect using
laser pantography.
. Improvement in circuit density and performance, in both chips and in chip-to-chip
interconnections on substrates and printed circuit boards, is continuing to drive
advancements in tape-automated bonding (TAB). With VLSI and ASIC devices
requiring more than 500 leads on finer pin pitches and running clock frequencies in
excess of 50 MHz, semiconductor manufacturers have begun to demand TAB tapes that
can handle fast rise times without signal degradation and can minimize any crosstalk
between adjacent pins carrying high-speed signals.
9. AT&T Microelectronics has introduced a hybrid circuit fabrication process that matches
the source impedance of ICs with the impedance of the traces on the substrate, thus
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producinghigh density circuits capable of handling 600 MHz signals. AT&T calls the
process "Polyhic".
10. Several large computer and aerospace houses have had internal multichip module
businesses for the last 20 years. Most RISC workstation manufacturers are planning
modules for their high speed CPU implementations.
11. The thesis presents an electrical characterization of multilevel aluminum interconnects
on a MCM silicon substrate.
12. This article presents some of the activity at the 1990 Nepcon West packaging
conference. While there are several approaches to packing multichips on high density
substrates, the copper polyimide interconnect method is the most favored for multichip
modules. That method uses spin on glass or polyimide techniques to fabricate
multilayer thin films for high density, multilayer systems.
Many believe that the next level of performance in systems will not be achieved
without advances in multichip packaging and interconnects, areas that until now have
often been ignored. The DEC Vax 9000 and NEC SX-3 computers have been
packaged using MCM technology.
Scientists have begun to explore optical interconnect techniques to overcome the
limitations of electrical interconnects. A group from UCSD will present a paper on the
subject.
13. The transmission characteristics of wafer scale interconnection lines, which are
modeled by weakly coupled slightly lassy transmission lines were investigated.
14. This describes Draper Laboratories research progress in Wafer Scale and Multichip
Module packaging.
15. The information describes AT&T's thick-film hybrids, ceramic multilayer boards,
thin-film hybrids, and POLYHICs. Properties of thin film and multilayer thin film
(POLYHIC) processes are presented.
16. The report describes high speed logic packaging considerations. This is background
information for understanding MCM capabilities.
17. Propagation mechanism in interconnection lines on silicon substrates is more complex
than in lines deposited on insulating substrates (like GaAs). Theoretical and
experimental results show that the resistivity of the silicon substrate plays an important
part on the delay and rise times of the signal at the output of the line. It can reach an
important value on W.S.I. circuits where lengths up to 10 cm are expected. This
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19.
20.
21.
phenomenonlimits theupperfrequencyof theclockin digital applicationsandinduces
animportantdecreasein circuitsperformances.
By 1995therewill bearapidswingfrom packagedI.C.'ssurfacemountedto printed
wiring boardsto multi-chip modules.Thesemoduleswill drop rapidly in price from
severalthousanddollars todayto about$200by 1995[aboutAIPS/ALS production
time].Theauthordescribesthestatusof MCC'spackagingtechnologiesprogram.
The paperpresentsthe logical and physicaldesignfor a physically compact,high-
performancecomputerin whichtheadvantagesof anemergingpackagingtechnology
areexploited.The machineorganizationis a messagepassing,multicomputer.A 1
inch by 2inch substmtecancarry twelve1cm2 dies.
A machine organization has been proposedand analyzed to exploit polyimide
substrate,solderbumping,andbuttoncontactpackagingtechniquesfor constructing
physically compact,highperformancecomputers.
A newpackagingtechnology,ideal for CMOSmultichipmodulesis described.Thin
film metalandpolymerdielectricareusedto fabricate5metallayerstructureswith 25
micronwide tracesand 11micronthick dielectriclayers.Featureson thetop padlayer
canbefabricatedto matchthechip padsallowingfor orthogonalwire bondingwith no
fanout.In amicrostripconfiguration,thetypicalcapacitanceis 3.5pF/inchwith atime
about54%of thespeedof light in vacuum(Thiscorrespondsto apolyimidedielectric
constantof 3.4). Multi-chip moduleshavebeenfabricatedfor applicationsranging
from 2 to 25 IC's,plus associatedcapacitorsandresistors.
With thesefeatures,the interconnectrelatedpropagationdelaydueto thecapacitive
loadingor, time of flight, is in mostcaseslessthanswitchingtime of thedriver gates
(normally1 nsec).Low inductancepowerandgroundplanesareusedthroughoutthe
modulewith on-boarddecouplingcapacitors.Wire bondson a 6 mil substratepitch
canbe maderoutinely. The 6 mil pitch consistsof a4 mil pad anda 2 mil spacing
betweenpads.With this pitch and shortconductor lengths,bondingparasiticsless
than 1.2nil are possible.Simultaneousswitching noise is drastically reducedover
conventionalsinglechip packagingmethods.With low interconnectcapacitance,the
AC powerdissipationis low aswell.
A tablecomparingtheR, L, C, Gof PrintedWiring BoardandMCM is provided.
Thekey processsteps: patterning, conductor deposition, reactive ion e_ching, dielectric
deposition, via filling process, and chip to substrate bonding, utilized in the fabrication
of high performance thin film multichip modules were discussed. The integration of
the developed process steps for the fabrication of a 128 chip memory module which
served as a demonstration vehicle was described. The importance of repair techniques
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for yield enhancementwasaddressed,andsolutionsfor defectrepairswereproposed.
Thin film multichip packaging technology offers high density interconnection
capability and design flexibility. To makethis technologyeconomically viable, a
numberof issuesstill needto beresolved.
22. The paper comparesinterconnectand substratetechnologieswith a focus on the
densityandperformanceaspects.
23. The paperdiscussesground andpower planedesignparametersof CMOS VLSI
multilayerpackages.Simulationsof thenoisegeneratedon thei486processorpackage
groundplanedueto simultaneouslyswitchingsignallines driving a systemloadare
presented.
24. Multichip modulesaredevelopingin one way to housediffering functions and in
anotherway to housememories.Severaldifferent Japanesefirms, discussedin the
article,haveMCM packagingcapability.
25. DARPA is soliciting industry proposalsfor the creationof a major US merchant
foundry for multichip modules,a technology that many consider to be the next
technologyin semiconductorpackagingfor high speedsystems.Thefoundry should
becapableof turning out at least100digital multichip modulesa month,eachwith
overall clock frequencies over 100 MHz. DARPA recently set up its own
microelectronicspackagingprogramandhasbeentalkingwith industryfor sometime
aboutthedirectionandintensityof multichipmoduleresearch.
26. MCC hasbeenawardeda$1.27Mcontractby DARPA to developarapidprototyping
tool for multichip modules.The funding is for the first phaseof a threephase,three
yearprogramthat MCC expectswill producea prototypeof a programmableLaser
CustomizationTool.
27. The article describesDEC's MCM packagingof the Vax 9000 seriesmachine.
Copper/polyimideis usedandoffersmorethantwicetheperformanceof asinglechip
packagingapproach.Otherdetailsareprovided.
28. A hybrid wafer scaleintegration technologyutilizing laser pantographythin film
interconnectionsis beingappliedto packaginga RISC architecturemultiprocessor
system,based on commercially available chips for use in military and space
applications.
29. To meet JIAWG's strenuousavionics processingrequirementswithin a SEM-E
module's space, severalcompaniesare developing unique multichip packaging
techniques.
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A.4.1 Optical Interconnect Discussion
I. GaAs's direct bandgap implies optoelectronic properties. These allow the creation of
small scale monolithic optoelectronic circuits (MOEIC). An example of a MOEIC is
an integrated pin diode, a FET, and a laser diode. High speed fiber optic
communications applications (>1 Gigabit per second) are making use of GaAs
components. Optical computing, in 1987, is beginning to see R&D activity.
. Most optoelectronics technology is now at the device (quantum well, laser, lightwave
guide, etc.) level. Fabrication of GaAs optical and integrated opto-electronics is being
done at Fujitsu, Honeywell, Hitachi, Mitsubishi, NEC, and others. Current markets
are emerging for fiber optic communications links. Digital/optical GaAs ICs are
critical to driving fiber optics at high speeds.
. Special funding for technology development should be applied to optical electronics.
In particular, the development of optical interconnects, monolithic opto-electronic
integrated circuits, optical memory, and optical processing/computing.
. This paper discusses the possible uses of optical interconnections for VLSI Systems.
Interconnections can be applied functions which are 1) physically dispersed, 2) on the
same backplane, 3) on the same module, 4) on the same MCM, and 5) on the same
VLSI circuit. An overview of electrooptic technology as it pertains to interconnects is
provided.
. The paper describes a high performance packetized data transmitter-receiver device.
The implementation is summarized in a table. The device coding scheme is to provide
DC balance (i.e. the same number of ones and zeros are in the serial bit stream).
. GaAs circuits and optoelectronic devices are likely to be found in future computer
networks. The first applications will be built around optical connections for data
communications. Results with MESFET ICs, laser and integrated receivers are
described. A Gb/s link has been demonstrated with two MESFET ICs and one laser
array.
OEIC link activity at IBM is described. GaAs quantum well lasers are used. GaAs
MESFET ICs are used. Silicon carriers for chips, optics, and transmission lines are
used. Mulimode fibers with low reflection coupling and low mode selective loss
connections are used. A transmitter laser array is described. A receiver photodiode
array is described. A summary of the used MESFET IC technology is given. The
receiver and transmitter 3 mm by 3 mm chips" are discussed.
. The paper outlines fundamental fiber optic benefits and technology. The technology
provides much greater communication capacity, electro-magnetic interference
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immunity, no groundloop problems,small size,lightweight, andrequiresno line
power.Thefiber is fusedsilicaglasswith acoresurroundedby claddingandcomes
in multimodeandsinglemodeversions.Multimodeis usedin LANs with distances
less than2 km and bandwidthrequirementsless than 100 MHz. A table of fiber
specificationsisprovided.
. This paper addresses the connections made between the optical fibers and the data
transmitting and receiving equipment along with intermediate connections in the
transmission path. A duplex fiber optic connector is described as an example of a
high performance data link implementation.
, Spending on optical fiber and related components for military interconnections will
explode in the early 1990s from $225.1 million in fiscal year 1989 to $441.7 million
in fiscal 1994, according to Frost and Sullivan Inc.. Next generation aircraft have
fiber optics designed into their sensors, data communications, on-board computers
and flight-control systems. Space saving multifiber connectors are a major component
in these aircraft including some rack and panel connectors designed to accommodate
up to 40 contacts.
10. The role of optics in the near future is limited to interconnects. Processor-to-
Processor interconnects can be implemented with optical fibers replacing the
electronic data busses. Board-to-Board interconnects have been under study for over
a decade and are now close to being implemented. There are power consumption and
speed reasons to go to chip-to-chip interconnects but implementation in operating
computers is still in the future.
11. The paper contains a detailed comparison between optical and electrical interconnects
with the emphasis on advantages and drawbacks of optical link utilization.
Attenuation, crosstalk, sensitivity, and fanout, and maximum bit rate are considered.
The implementation of optical interconnects into a high performance multichip module
was studied. Since polyimide materials are used as the dielectrics for the thin film
interconnects various combinations of polyimides are being explored to establish their
suitability as optical links. These materials are compatible with processes involved in
manufacturing of high performance multichip packages. Typical losses measured for
these waveguides were of 3 dB/cm level. Fluorinated polyimides are under
investigation due to their lower attenuation.
12. Many new military programs for data communications on mobile platforms require
the use of fiber optic systems. The advantages of fiber optic systems include EMI
immunity, reduced weight, and increased bandwidth. The components operate over
the full military temperature range. One product is the 200 Mb/s hybrid optical data
link by AT&T called the ODL 200H. The packaging of this product is discussed.
Initial reliability data indicates that the ODL 200H can successfully survive the harsh
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13.
14.
15.
16.
17.
18.
military environmentalrequirementsfor which it wasdesigned.Information gained
from the development of this package is currently being used in a follow on program
to develop a surface mount, 0.12 inch high version of the military data link.
The book contains fiber optics and GaAs IC information that is applicable to data link
design.
The article discusses the National Semiconductor FDDI 5 chip-set. The set includes
three BiCMOS devices: a physical layer controller, a clock recovery device, and a
clock distribution device. A CMOS chip for controlling frames sent between the
media and host system and a basic media access controller are the other two chips.
NS is using quad packs to cut foot-print size.
The interconnection of electronic system modules, boards, and chips will become
increasingly difficult using conventional electrical techniques as the required speed
and complexity increase. A monolithically integrated optoelectronic interconnect
technique based on a metalorganic vapor-phase technique in conjunction with
conventional GaAs ion-implanted technology capable of operating up to frequencies
as high as 1.8 GHz has been developed. This technology forms the basis for higher
level integration involving integrated 8:1 multiplexer-transmitters and 1:8
demultiplexer-receivers for data rates up to 3 Gb/sec.
Integrated optoelectronic technology based on the metalorganic vapor-phase epitaxial
technology in conjunction with direct implanted GaAs IC technology is maturing
rapidly. Possible near term applications of this technology include high speed data
links between remote systems.
The new FDDI standard is being used for 100 Mb/s data rates. However, faster rates
are desired. Vitesse Semiconductor, which makes fast GaAs ICs, and Advance Micro
Devices, which made the first FDDI chip set, are collaborating on a 1 Gb/s FDDI
compatible chip set.
IBM made a major concession to intervendor connectivity. In general, FDDI
standards are evolving rapidly. IEEE committee 802.5 deals with token ring issues.
IEEE 802.1 deals with LAN bridging issues. The IBM proposal will make it easier
for suppliers of FDDI gear to develop products that will address the needs of both
token ring and Ethernet LANs.
The congressional Office of Technology Assessment places most of the blame on
structural rather than technical differences between commercial supply and military
demand. The conclusions and an analysis of the structural differences appear in a
newly published second volume of "Holding the edge" Maintaining the defense
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20.
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technologybase.".Theapplicationof theseconclusionsto fiber opticsis analyzedin
a 13pagecasehistoryin thenewvolume.
Thebookincludesdescriptionsof Vitessetelecommunicationproducts.Theseinclude
multiplexorsanddemultiplexors.
The articledescribesa DARPA fundingof GazelleMicrocircuits high speeddigital
communicationscircuitswhichoperateat 1Gb/sandabove.
A graphic projection GaAs microwave,digital/linear, and optoelectronic ICs is
presented.A table showing successfulGaAs insertions into military systemsis
presented.
22. ThearticlediscussestheNationalSemiconductorFDDI chipset.
23. Thearticlediscusseshowto designFDDI applications.
24.
25.
26.
27.
Thearticledescribesthenextgenerationof FDDI chip setsthatis coming.Theyare
morehighlyintegratedandhavelowercost.
The article projects the growth in FDDI use.Within two years,FDDI will be
establishedasthedominanthighendLAN for the 1990sis aclaim thatismade.
TheNASA facility useshighspeedfiber links to createa largenetwork.FDDI links
arethehighperformance,backbonelinks.
This discusses working with the ANSI/CBEMA X3T9.5 committee's FDDI
standard.In particular,it discussestesting.
28. Thepaperdescribesthe250Mb/smilitarizedopticaltransmitter-receiverdevice.
29. Thearticlediscussestheadvantagesof fiberopticcommunications.
30. Thearticlediscussesneartermresearchandpotentialapplications.
31. The article describesthe current stateof the monolithic optoelectronicintegrated
circuit art. Thesecircuits will provide the low costfunctionality neededto support
fiberopticnetworkapplications.
32. The article describessomerecentdetectorand receiver researchresultsand the
applications.
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A.5.1 Radiation Hardened Electronic Discussion
1-2. GaAs has a superior total dose performance when compared to silicon due to the
absence of radiation sensitive dielectric layers.
VHSIC Phase 1 technologies and the radiation hardness goals are shown. The means
of enhancing the hardness by materials/processing technology are summarized.
Circuit design techniques and issues are shown.
. The paper compares the radiation hardness of GaAs and silicon. With respect to
neutron, total dose, dose rate, and single particle phenomena, comparative tables are
presented for various GaAs and Silicon logic families. GaAs ICs are relatively
neutron hard. GaAs is relatively total dose hard. Transient upset thresholds of GaAs
ICs vary widely, corresponding approximately with harder silicon bipolar devices.
SEU sensitivity of GaAs cannot be accurately established (1983).
4-15. These papers discuss radiation hardening results presented at the GOMAC 1988
conference.
The qualified manufacturing line and statistical process control concepts are discussed
with respect to how it affects ASICs going into radiation hardened systems. Harris
Semiconductor has developed a library of radiation hardened standard cells and what
special design techniques were made to insure consistent rad-hard ASIC circuits.
The paper discusses a planned move to a radiation hardened substrate from a
relatively inexpensive non-hardened one.
A power MOSFET by Harris Semiconductor which is rad-hard is described.
In this paper, an investigation of parameters which affect the throughput of a 1.2
micron radiation insensitive CMOS process lead to the derivation of simple equations
for rise and fall time delays.
The response of resistive load SRAMs in a dose rate environment is described. The
relative dominance of local and distributed dose rate effects in these circuits is
presented. Methods for prediction of the interaction of the two mechanisms (i.e. local
and distributed) with a minimum of design information and experimental data, are
presented. Issues of the applicability of resistive load circuits in dose rate
environments are discussed.
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TheRH32projectatRADC will finish aradiationhardened32-bitMIPSarchitecture
RISC by 1992.The paperbriefly discussesa Unisys effort which is relatedto the
RH32project.
A radiation hardenedVHSIC 5V 10K GateArray hasbeenfabricatedfor space
applicationsby Westinghouse.This hasbeenaccomplishedby the substitutionof
only twoof thebasesiliconmasksandwithoutincreasingprocesscomplexityor chip
area.This enablesthe fabricationof radiation hardenedgatearraysusing already
existinglogicdesignsandinterconnectpersonalizations.
The SAT-081programis developingtechnologythat will be available to all U.S.
Governmentsponsoredprograms.Resultsto datehaveattainedlevel I hardnessand
demonstratethepotentialto reachlevel II. Thecircuitsusedtodemonstratetheabove
will beavailablein 100squantifieswithin afew months(1988).
16-20. Thesearticles presentthe radiation hardeningresults for GaAs Digital ICs as
presentedat theDARPADSO 1989Digital IC Conference.
TheElectronicsResearchLaboratoryhasirradiatedsomeof thedevicesproducedby
other program participants.A test chip in associationwith JPL is being sent to
MOSIS. The objectivesare to assessneutronhardnessof GaAs devicesand to
enhancetheaccuracyandtimelinessof theGaAsreliabilitydata.
TheradiationhardenedSEUtolerantmicrocomputerchip effort hasfour objectives:
developSEUtolerantCPUarchitecture,useGaAsfor high speedandrad-hardness,
develop high speedGaAs VLSI designbaseline,and demonstraterad-hardSEU
tolerantcircuit.Their effort is scheduledto finish in FY92.
JPL is validating GaAs IC fabrication by statistical assessmentof their electrical
processanddeviceparameters.
The Martin Marietta On-BoardSpaceProcessorprogramseeksto developGaAs
VLSI suitablefor space.The desiredqualitiesarelow power,SEU,andreliability.
Their programwill endin FY 1991.
21. Thearticlediscusseshow QualifiedManufacturingLineshandlethequalificationof
radiationhardenedcomponentsfor Space.
22. The two volume set is a comprehensive1983 study of radiation effects in
optoelectronicdevicesincluding light emmittingdiodes,laserdiodes,optical fibers,
photodetectors,andmulticomponentdevices.A sectiononsystemconsiderationwith
respecto theseeffectsis included.
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23. Thisreportsradiationhardeningwithin theVHSICprogram.
24. ThearticlediscussesClassS screeningprior to theQML program.
25.
26.
The article explainshow limited experimentalinformation can be usedto make
conservativedesignestimateswith respecto SEUin CMOS.
Thereportreviewsprimaryphysicalprocessesunderlyingtheresponseof electronic
materialsanddevicesto radiationaswell astherelationshipof theprocessesto the
modesof circuit degradationandfailure.
27. Thepresentationsummarizesresultsandplansfor SAT-081relatedprograms.
28. ThereportsummarizesexistingSEUdata.
29. Within the1989GOMACpapersarethefollowingrelevantpapers:
30.
31.
32.
33.
34.
"A High Performance'Non-Upsetable'64K Rad-HardSimoxSRAM"
"GaAsQuality,MaterialAssessment,andReliabilityEvaluation"
"Reliabilityof aVLSI Rad-HardCMOSTechnology"
"GaAsIC FailureRateModels"
"VHSICPhase-1RadiationHardeningProgram:Extensionto SpaceLevels"
"TheTitle III SOSProgram"
"64kxl and8kx8RadHardSEUImmuneStaticRAMs"
Thepaperpresentsa mathematicalmodelwhich yieldsestimatesof the upperand
lowerboundson theratesof SEU'sin logic circuits.
This experimentalstudypresentsSEUempiricalmodelingexamples.In general,the
datasupporttheadoptionof asimplifiedworstcasemodelin whichthecrosssection
for SEUby anion aboveathresholdenergyequalstheareaof thememorycell.
Thepaperdiscussestheresponseof anenhancementmodeMOSFETto acosmicray
ion thatpassesperpendicularlythroughits gateoxidelayer.
The paperpresentsexperimentalmeasurementson lateral spreadingof ion track
inducedchargein integratedcircuits.Theresultswill improvethequalityof IC design
with respecto singleeventupsets.
Discussesthesusceptibilityof memorydevicesto singlebit upsets.In addition, the
softerrorrateisestimatedasafunctionof designandparametricvariations.
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